@@ -948,13 +948,20 @@ static int __init omap2_clk_arch_init(void)
if (clk_set_rate(&virt_prcm_set, mpurate))
printk(KERN_ERR "Could not find matching MPU rate\n");
#endif
+ printk(KERN_ERR "Before change: %ld\n", dpll1_ck.rate);
+
+ if (clk_set_rate(&dpll1_ck, mpurate))
+ printk(KERN_ERR "*** Unable to set MPU rate\n");
+ omap3_dpll_recalc(&dpll1_ck);
+
+ printk(KERN_ERR "After change: %ld\n", dpll1_ck.rate);
recalculate_root_clocks();
- printk(KERN_INFO "Switched to new clocking rate (Crystal/DPLL3/MPU): "
+ printk(KERN_INFO "Switched to new clocking rate (Crystal/Core/MPU): "
"%ld.%01ld/%ld/%ld MHz\n",
(osc_sys_ck.rate / 1000000), (osc_sys_ck.rate / 100000) % 10,
- (core_ck.rate / 1000000), (dpll1_fck.rate / 1000000)) ;
+ (core_ck.rate / 1000000), (dpll1_ck.rate / 1000000)) ;
return 0;
}