Message ID | 20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org (mailing list archive) |
---|---|
Headers | show
Received: from mail-lf1-f47.google.com (mail-lf1-f47.google.com [209.85.167.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2959D1DB366 for <linux-pci@vger.kernel.org>; Fri, 21 Feb 2025 15:52:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153128; cv=none; b=K9c1CwhvJr/NI62Pu204jEEKvX2tC9diPquDwZiRdrD3qKFvWhfGDPQt3D5db/J9AfsNgDd1kmoLIqLMfQfePgjJxJM+lghSxcielkFRdjdIBXy6hGh/hShNSK+vqlGH+0zVJh34hHaEMHcNzsSdS9t8gimrJVQJNTqZP3IYrjQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1740153128; c=relaxed/simple; bh=JahFK35Qr0Io9347nU+Txx7gAacIFQAoJak3GUjm8gE=; h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=YqIEQ7BFWCgvOHNykEtM8C8RjSKd0Wk3fztfYo7wrKeARlMTTa2G/9Yugfl3DiVOLI55UNp6hK/WFY/Xuif5f6a2YnmN2kvVDZfeSTBjf0urWfAqqv+8q+FZkmYlxi52OnULcaedVXYbttXpXxaOnxL5r/AQ0779gZUkKD4k5sw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=WokrI6x8; arc=none smtp.client-ip=209.85.167.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="WokrI6x8" Received: by mail-lf1-f47.google.com with SMTP id 2adb3069b0e04-54524740032so2360142e87.3 for <linux-pci@vger.kernel.org>; Fri, 21 Feb 2025 07:52:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740153124; x=1740757924; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:from:to:cc:subject:date:message-id:reply-to; bh=2ZtA6gER0t3smsGWjpoDMnkV2uURH+P/8hvhROLXvN8=; b=WokrI6x8tZsFN10C8M9gENzzx3oh3JnWF/JCR3Zy6WmBjprZFB14PwIDWbTtzAdX1l ZdYeoGK+qy0EMKrAGlHL6BXFJMne37IBx2OfRSqp3+0J7lL2biokYoQDnOfMtRZxWLE3 UIN0vEJthwzgl6W/A97ETISA/v8A26ORTqphvkLrgyvJaGlvQiLtrPDPy4GS0urYYZ3q 69ZBOz21fe7j4piWKqdcg8wWEmPmv4tu01jQeiyM/6+V2vsO4q0uHLPu96/mn+GCVOFk o1z4In0voLnT1b0HEFuckdR4jxRlMzsxII/qYAyv9zOZjSAanBlBs+QuxbxEHYci7iJl JPtw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740153124; x=1740757924; h=cc:to:content-transfer-encoding:mime-version:message-id:date :subject:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=2ZtA6gER0t3smsGWjpoDMnkV2uURH+P/8hvhROLXvN8=; b=Ok3Z4gqROE+AD5ks+vuW/B6SKYk4iSQARDDQSW+jH+5tDXmF3IYM43ITZDNfPYkqVw SbpUmWyjPQAG8pFg60vR5P60WxHmFSulooK+ucTNlswAxyMcRc8JrvW/rSRogNgpvU7i FfE2FVDuyjjJ00eUjUvD4Ve8j3FNBXRp/XIqvT9kFWp8IiLzcSqqTHrlCXgmOW46j2/z k1C0pi3j0YOYdGwx/iKQSEdtJMC/XHQ7hdekY4Kz6fI+DQtgEAXfZBu89ptlpYM3l7Ne ar1FxoScEflqUNaKAcPGs6RS49f3akS4PhlqAg3u7qqw+N8ju404Q1mhr1SrcwgYsMuV TnyQ== X-Forwarded-Encrypted: i=1; AJvYcCWafDNp1f0AOqx2iaIJ2g8nFH5EFPBRncOW/wuFx7hdiiNfis5XyIgFmC5gxKK1XzRNJsSuoMOqu1g=@vger.kernel.org X-Gm-Message-State: AOJu0YxMa3v5Ur+DamboialT8QxeIu8+Jl+aOmbzOm981g1oL32wAGkC uhX5EDMJmGLzssCGUVZQkqJtBm/cX7XxklJXXILxaCyNb2vc9ICiET1NY+vyspc= X-Gm-Gg: ASbGncuQZ3yBeLtKfAWE3863cD1Ta/uVY40IF+SRLioFAhY7JflJmfsCkoJdx5JIfeR Xdub/gM3R6BQAUSDmX9QSJ4INz7jtv+AVeZzntf6Y/Pd7lF2ifxUC+wY8V+0C6k5kYYcMixNvVQ nLYtcWp0C/oCzX6yy9xyxUMMs/AToHq1U9pZ/9f4s9iZrjHk/bG3k0dS5yaql238OO/ibNAUKXS BQ82IYjZ+z2sbzXxj/BcTnvSj8UwgyYZr4DRJNxiiPckXGVo8iq040slXBK21R3EKT38JuxBil5 YJTwxPsHqxzRHqSdI+OAvtV1prRheMc4CTN5pIIlAkBV8IMmN6M3B9qlCrvVMnZPSN0nQg== X-Google-Smtp-Source: AGHT+IH24nj/+JcB3IdIVoSNCh56OHj1lA8DaTNMuTacAa8nbrWyfCud7p9RZVdo/FpZKbuFg1GvZA== X-Received: by 2002:a05:6512:6cd:b0:545:cc5:be90 with SMTP id 2adb3069b0e04-54838f5b069mr1508800e87.35.1740153124193; Fri, 21 Feb 2025 07:52:04 -0800 (PST) Received: from [127.0.1.1] (2001-14ba-a0c3-3a00--782.rev.dnainternet.fi. [2001:14ba:a0c3:3a00::782]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54816a55851sm287643e87.27.2025.02.21.07.52.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Feb 2025 07:52:03 -0800 (PST) From: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Subject: [PATCH v3 0/8] PCI: qcom-ep: add support for using the EP on SAR2130P and SM8450 Date: Fri, 21 Feb 2025 17:51:58 +0200 Message-Id: <20250221-sar2130p-pci-v3-0-61a0fdfb75b4@linaro.org> Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: <linux-pci.vger.kernel.org> List-Subscribe: <mailto:linux-pci+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-pci+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAB6huGcC/13MQQ6CMBCF4auQrq2ZDmDBlfcwLkoZYBJDm9Y0G sLdLayU5XvJ/y0iUmCK4losIlDiyG7OozwVwk5mHklyn7dAwEqB0jKagKoEL71l2UBvqKzNRVM jcuIDDfzeufsj74njy4XPrie1vRtUAx6hpCTItuoQyGowqro9eTbBnV0YxSYl/KlRHWrMtbWNr lsYho66v3pd1y/TdxnB5wAAAA== X-Change-ID: 20241017-sar2130p-pci-80dae35a67e8 To: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, Lorenzo Pieralisi <lpieralisi@kernel.org>, =?utf-8?q?Krzysztof_Wilczy?= =?utf-8?q?=C5=84ski?= <kw@linux.com>, Rob Herring <robh@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>, Mrinmay Sarkar <quic_msarkar@quicinc.com>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konradybcio@kernel.org> Cc: =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=1997; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=JahFK35Qr0Io9347nU+Txx7gAacIFQAoJak3GUjm8gE=; b=owEBbQKS/ZANAwAKARTbcu2+gGW4AcsmYgBnuKEfg9XRcaDauK2KK12W62KTWukdFCVlmoefv kSDMvE8QzSJAjMEAAEKAB0WIQRdB85SOKWMgfgVe+4U23LtvoBluAUCZ7ihHwAKCRAU23LtvoBl uDXjD/0aZ67KX/EaGS0bBaOPZQlG7Bv6xwpHwPggPuT8tq5ghFcWqw5wMLnjXSp9vXHNxXQtikQ jAwXoZ/LpI9MttQfxwL3Sn57iayMqc3tdSNLFPpVJHdHK1UX/ytwFd+RGIcjqaR/x14k7QdmEsu eF07m8gvYzKPugGpZoYReovIunZTRrvXWcmyMN/kLchijxK++U2K5988hXieWORxieLBR3/oZ6F INuXFa6gc9HdkQ2I2yddSAZRaHN/eiOmI+C/+pRsJBLvJq7EM5ih9PYJ4+ZyfMF/7TYRiQUnXuO 0tWagzgpVDwtQK4AbkRxY68PfdOJBStWKo0P5yzHbhdRgYhkVYcEX5k6xRWwvZYmI6RPU3Tci8C 17HY29j6EkrjL+mmKAjG29JjlrzomGpLYWznIXYXk2eKHsIfSGQugOIo2TssTLfJsxIXXorkOJV 80aYMeYQmAYaiefMWFFmppguCJ+QbjwPr/LyluNwLoXLsSqd1w8vCxnkdsowYCqgBnZLevhWj6V sQ+hF/QuQpbPqCB5HDtzKSByA8647b46I4k3unaTW8MEqiMaB3Vv7EiAwX76EcAHWUE5406J2CP gRpnO9fTTN89TRO9lZYY+ddUQIkTjhJfg2zBu9XwVq6rYppYI9eKgZ/ueFxS8FXeasEKuk3N8PE O+qL8I0Mz2XD6Bw== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A |
Series |
PCI: qcom-ep: add support for using the EP on SAR2130P and SM8450
|
expand
|
Hello, > Update the incomplete SM8450 support and bring in SAR2130P support for > the PCIe1 controller to be used in EP mode. Applied to controller/qcom, thank you! Krzysztof
Update the incomplete SM8450 support and bring in SAR2130P support for the PCIe1 controller to be used in EP mode. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> --- Changes in v3: - Rephrased commit messages, adding notes regarding ABI breaks (Krzysztof) - Added missing minTems (Krzysztof) - Reworked schema, merging reg/-names and interrupts/-names to a single conditional clause. - Added dma-coherent to the list of allowed properties. - Link to v2: https://lore.kernel.org/r/20250221-sar2130p-pci-v2-0-cc87590ffbeb@linaro.org Changes in v2: - Rephrase IOMMU commit message to stop mentioning eDMA (Mani) - Explain why it is impossible to use fallback compatibles (Mani) - Reformat names to vertical lists (Konrad) - Use ACTIVE_ONLY for cpu-pcie interconnect (Konrad) - Use tags for sm8450 interconnects (Konrad) - Link to v1: https://lore.kernel.org/r/20250217-sar2130p-pci-v1-0-94b20ec70a14@linaro.org --- Dmitry Baryshkov (8): dt-bindings: PCI: qcom-ep: describe optional dma-coherent property dt-bindings: PCI: qcom-ep: describe optional IOMMU dt-bindings: PCI: qcom-ep: enable DMA for SM8450 dt-bindings: PCI: qcom-ep: consolidate DMA vs non-DMA usecases dt-bindings: PCI: qcom-ep: add SAR2130P compatible PCI: dwc: pcie-qcom-ep: enable EP support for SAR2130P arm64: dts: qcom: sar2130p: add PCIe EP device nodes arm64: dts: qcom: sm8450: add PCIe EP device nodes .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 100 +++++++++++++++------ arch/arm64/boot/dts/qcom/sar2130p.dtsi | 61 +++++++++++++ arch/arm64/boot/dts/qcom/sm8450.dtsi | 62 +++++++++++++ drivers/pci/controller/dwc/pcie-qcom-ep.c | 1 + 4 files changed, 198 insertions(+), 26 deletions(-) --- base-commit: 6b063ae40049a93bc662cb0c1653a691424b11a1 change-id: 20241017-sar2130p-pci-80dae35a67e8 Best regards,