From patchwork Fri Jan 24 21:32:47 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Inamdar X-Patchwork-Id: 3536111 X-Patchwork-Delegate: bhelgaas@google.com Return-Path: X-Original-To: patchwork-linux-pci@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 6A4F9C02DC for ; Fri, 24 Jan 2014 21:34:31 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id CE50F20154 for ; Fri, 24 Jan 2014 21:34:26 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 1E9132013D for ; Fri, 24 Jan 2014 21:34:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753210AbaAXVeM (ORCPT ); Fri, 24 Jan 2014 16:34:12 -0500 Received: from exprod5og118.obsmtp.com ([64.18.0.160]:53096 "HELO exprod5og118.obsmtp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with SMTP id S1753213AbaAXVdp (ORCPT ); Fri, 24 Jan 2014 16:33:45 -0500 Received: from mail-pa0-f53.google.com ([209.85.220.53]) (using TLSv1) by exprod5ob118.postini.com ([64.18.4.12]) with SMTP ID DSNKUuLcORIouWxmE9uN1ZVNSNPDl4g0VzW2@postini.com; Fri, 24 Jan 2014 13:33:45 PST Received: by mail-pa0-f53.google.com with SMTP id lj1so3703797pab.12 for ; Fri, 24 Jan 2014 13:33:43 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=aNu5qFrJuv+1UHWf+da2tzM/B4pwzi/TxI4GUlz6GRk=; b=RUto/QNPWqeedaOb2x3LZlzlKKdGcqdm9RfpGCJXcD5uFcHGpb2aSIfRFzLrE7RxpL 5yFWK1IMjeI2QEMCNJEJTayLHSyxq0Zi6rNWpkDUmBaAz3CDUHkHrTXdJCoITqgKTQU9 U5aHlzx2Kqqz4zYJFu29IwI9uPws15uxdnYl7I/pgnb8jHPKtMMV7G4/7v1HT3U9T0hX 4IpqpBdJx5EtID0agNrK2LlV9AA62c92vamlPncQgSTYxsKj9LKTNvqD+MPDUygNbACj tMWiSErRBh9B852OsRrHQiaO4nEdiW7QUo9K0J8hkXEWsxxpk1iLPHGAXjXM2HdgtOJv FE+w== X-Gm-Message-State: ALoCoQn8w96D905n3LblNqay4w4g5+YZPZr4quscjyGZesw51OjcrZQPefUVkyLOqkIvvzImfphCI9zMJK/31MLA2u3Xee9WCddsxZqlUqYA5KbbRPERtjgH+Kb2QiGCiIfslOC+FmhYXFcFotE+x1edDJyV3WtEXpwXGpfK5ZWfRpD1XQycY3M= X-Received: by 10.68.218.3 with SMTP id pc3mr16512416pbc.71.1390599223828; Fri, 24 Jan 2014 13:33:43 -0800 (PST) X-Received: by 10.68.218.3 with SMTP id pc3mr16512397pbc.71.1390599223718; Fri, 24 Jan 2014 13:33:43 -0800 (PST) Received: from amcclab-ThinkStation-E30.amcc.com (63-147-59-2.dia.static.qwest.net. [63.147.59.2]) by mx.google.com with ESMTPSA id xu8sm16140245pab.0.2014.01.24.13.33.42 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 24 Jan 2014 13:33:43 -0800 (PST) From: Tanmay Inamdar To: Bjorn Helgaas , Arnd Bergmann , Jason Gunthorpe , Grant Likely , Rob Herring , Catalin Marinas , Rob Landley Cc: linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, patches@apm.com, jcm@redhat.com, Tanmay Inamdar Subject: [RFC PATCH V3 3/4] dt-bindings: pci: xgene pcie device tree bindings Date: Fri, 24 Jan 2014 13:32:47 -0800 Message-Id: <1390599168-13150-4-git-send-email-tinamdar@apm.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1390599168-13150-1-git-send-email-tinamdar@apm.com> References: <1390599168-13150-1-git-send-email-tinamdar@apm.com> Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org X-Spam-Status: No, score=-7.5 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds the bindings for X-Gene PCIe driver. The driver resides under 'drivers/pci/host/pci-xgene.c' file. Signed-off-by: Tanmay Inamdar --- .../devicetree/bindings/pci/xgene-pci.txt | 52 ++++++++++++++++++++ 1 file changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/xgene-pci.txt diff --git a/Documentation/devicetree/bindings/pci/xgene-pci.txt b/Documentation/devicetree/bindings/pci/xgene-pci.txt new file mode 100644 index 0000000..60e4a54 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/xgene-pci.txt @@ -0,0 +1,52 @@ +* AppliedMicro X-Gene PCIe interface + +Required properties: +- device_type: set to "pci" +- compatible: should contain "xgene,pcie" to identify the core. +- reg: A list of physical base address and length for each set of controller + registers. Must contain an entry for each entry in the reg-names + property. +- reg-names: Must include the following entries: + "csr": controller configuration registers. + "cfg": pcie configuration space registers. +- #address-cells: set to <3> +- #size-cells: set to <2> +- ranges: ranges for the outbound memory, I/O regions. +- dma-ranges: ranges for the inbound memory regions. +- #interrupt-cells: set to <1> +- interrupt-map-mask and interrupt-map: standard PCI properties + to define the mapping of the PCIe interface to interrupt + numbers. +- clocks: from common clock binding: handle to pci clock. + +Optional properties: +- status: Either "ok" or "disabled". + +Example: + +SoC specific DT Entry: + pcie0: pcie@1f2b0000 { + status = "disabled"; + device_type = "pci"; + compatible = "apm,xgene-pcie"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = < 0x00 0x1f2b0000 0x0 0x00010000 /* Controller registers */ + 0xe0 0xd0000000 0x0 0x00200000>; /* PCI config space */ + reg-names = "csr", "cfg"; + ranges = <0x01000000 0x00 0x00000000 0xe0 0x00000000 0x00 0x00010000 /* io */ + 0x02000000 0x00 0x10000000 0xe0 0x10000000 0x00 0x80000000>; /* mem */ + dma-ranges = <0x42000000 0x40 0x00000000 0x40 0x00000000 0x40 0x00000000>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1 + 0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1 + 0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1 + 0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>; + clocks = <&pcie0clk 0>; + }; + +Board specific DT Entry: + &pcie0 { + status = "ok"; + };