From patchwork Tue Sep 16 22:33:43 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Inamdar X-Patchwork-Id: 4921201 X-Patchwork-Delegate: bhelgaas@google.com Return-Path: X-Original-To: patchwork-linux-pci@patchwork.kernel.org Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org Received: from mail.kernel.org (mail.kernel.org [198.145.19.201]) by patchwork2.web.kernel.org (Postfix) with ESMTP id 76F0BBEEA5 for ; Tue, 16 Sep 2014 22:34:48 +0000 (UTC) Received: from mail.kernel.org (localhost [127.0.0.1]) by mail.kernel.org (Postfix) with ESMTP id 8C9EA201F5 for ; Tue, 16 Sep 2014 22:34:47 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id A26D6201DD for ; Tue, 16 Sep 2014 22:34:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753334AbaIPWeX (ORCPT ); Tue, 16 Sep 2014 18:34:23 -0400 Received: from exprod5og101.obsmtp.com ([64.18.0.141]:34231 "HELO exprod5og101.obsmtp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with SMTP id S1753252AbaIPWeV (ORCPT ); Tue, 16 Sep 2014 18:34:21 -0400 Received: from mail-pa0-f52.google.com ([209.85.220.52]) (using TLSv1) by exprod5ob101.postini.com ([64.18.4.12]) with SMTP ID DSNKVBi67WRA8Pye50E4gEqG0Tp9mw2V2dAk@postini.com; Tue, 16 Sep 2014 15:34:21 PDT Received: by mail-pa0-f52.google.com with SMTP id kq14so693034pab.25 for ; Tue, 16 Sep 2014 15:34:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=37qvTMjSQJjn0gulSwact06xiNyiH5AsaB6O03ycxTI=; b=GKS645PeryxQ1viF8RC62DSYCEcMabV25hIM50RwAkmu70puX95w06l7VoNxX1hHPQ BPHz8v87W0cWkKVa/Deco5IZepYIiyhI8czivs6sq72aY3yM/ckQHJlYiuxyIj1MtjdH Iqn/t5m6WVaIAzp/2icE43YPvGxprMGWGQHHxr9Joyt2ve3gx1pNpPyDTJ2wI4K4bmtu yqFHsQWwnalmfQM5nZ+rqbZBB2oOiuYOQ6lnS6MRpyqChSnAncMsvMPiV3su5vrc8cEU qmond2UR1B+DHJda8SSihvlkmpHSRfYJ5KVjhAuH0f6RNACivDqMkGKtW/fAvvlz9nCE Ir6w== X-Gm-Message-State: ALoCoQlIX6S91H2Y57raE9aqj8zb48KxpotGYigG/YTAv5Xo733D3qfdhHRgEKO9g1KZQrpySs4Qc5Yu49XOXfA1WKrNWf6//VrvoNoxG/TK8IWxRRvZjEN4JCSuGJTEL02OL2OFIl5hcXwlLxpTC31Kr+CJ7Da1MA== X-Received: by 10.66.65.130 with SMTP id x2mr53224109pas.79.1410906860831; Tue, 16 Sep 2014 15:34:20 -0700 (PDT) X-Received: by 10.66.65.130 with SMTP id x2mr53224093pas.79.1410906860737; Tue, 16 Sep 2014 15:34:20 -0700 (PDT) Received: from svdclab-13-11.amcc.com (67-207-112-226.static.wiline.com. [67.207.112.226]) by mx.google.com with ESMTPSA id f12sm11086269pdl.94.2014.09.16.15.34.18 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 16 Sep 2014 15:34:19 -0700 (PDT) From: Tanmay Inamdar To: Bjorn Helgaas , Arnd Bergmann , Jason Gunthorpe , Grant Likely , Rob Herring , Catalin Marinas , Rob Landley , Liviu Dudau Cc: linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, patches@apm.com, jcm@redhat.com, Tanmay Inamdar Subject: [PATCH v9 3/4] dt-bindings: pci: xgene pcie device tree bindings Date: Tue, 16 Sep 2014 15:33:43 -0700 Message-Id: <1410906824-9321-4-git-send-email-tinamdar@apm.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1410906824-9321-1-git-send-email-tinamdar@apm.com> References: <1410906824-9321-1-git-send-email-tinamdar@apm.com> Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org X-Spam-Status: No, score=-7.6 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, RP_MATCHES_RCVD, UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1 X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP This patch adds the bindings for X-Gene PCIe driver. The driver resides under 'drivers/pci/host/pci-xgene.c' file. Signed-off-by: Tanmay Inamdar --- .../devicetree/bindings/pci/xgene-pci.txt | 57 ++++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/xgene-pci.txt diff --git a/Documentation/devicetree/bindings/pci/xgene-pci.txt b/Documentation/devicetree/bindings/pci/xgene-pci.txt new file mode 100644 index 0000000..1070b06 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/xgene-pci.txt @@ -0,0 +1,57 @@ +* AppliedMicro X-Gene PCIe interface + +Required properties: +- device_type: set to "pci" +- compatible: should contain "apm,xgene-pcie" to identify the core. +- reg: A list of physical base address and length for each set of controller + registers. Must contain an entry for each entry in the reg-names + property. +- reg-names: Must include the following entries: + "csr": controller configuration registers. + "cfg": pcie configuration space registers. +- #address-cells: set to <3> +- #size-cells: set to <2> +- ranges: ranges for the outbound memory, I/O regions. +- dma-ranges: ranges for the inbound memory regions. +- #interrupt-cells: set to <1> +- interrupt-map-mask and interrupt-map: standard PCI properties + to define the mapping of the PCIe interface to interrupt + numbers. +- clocks: from common clock binding: handle to pci clock. + +Optional properties: +- status: Either "ok" or "disabled". +- dma-coherent: Present if dma operations are coherent + +Example: + +SoC specific DT Entry: + + pcie0: pcie@1f2b0000 { + status = "disabled"; + device_type = "pci"; + compatible = "apm,xgene-storm-pcie", "apm,xgene-pcie"; + #interrupt-cells = <1>; + #size-cells = <2>; + #address-cells = <3>; + reg = < 0x00 0x1f2b0000 0x0 0x00010000 /* Controller registers */ + 0xe0 0xd0000000 0x0 0x00040000>; /* PCI config space */ + reg-names = "csr", "cfg"; + ranges = <0x01000000 0x00 0x00000000 0xe0 0x10000000 0x00 0x00010000 /* io */ + 0x02000000 0x00 0x80000000 0xe1 0x80000000 0x00 0x80000000>; /* mem */ + dma-ranges = <0x42000000 0x80 0x00000000 0x80 0x00000000 0x00 0x80000000 + 0x42000000 0x00 0x00000000 0x00 0x00000000 0x80 0x00000000>; + interrupt-map-mask = <0x0 0x0 0x0 0x7>; + interrupt-map = <0x0 0x0 0x0 0x1 &gic 0x0 0xc2 0x1 + 0x0 0x0 0x0 0x2 &gic 0x0 0xc3 0x1 + 0x0 0x0 0x0 0x3 &gic 0x0 0xc4 0x1 + 0x0 0x0 0x0 0x4 &gic 0x0 0xc5 0x1>; + dma-coherent; + clocks = <&pcie0clk 0>; + }; + + +Board specific DT Entry: + &pcie0 { + status = "ok"; + };