diff mbox series

[2/2] PCI: xilinx-nwl: Add optional "dma-coherent" property

Message ID 20210209101955.8836-2-bharat.kumar.gogada@xilinx.com (mailing list archive)
State Superseded
Headers show
Series [1/2] PCI: xilinx-nwl: Enable coherent PCIe DMA traffic using CCI | expand

Commit Message

Bharat Kumar Gogada Feb. 9, 2021, 10:19 a.m. UTC 
Add optional dma-coherent property to support coherent PCIe DMA traffic.

Signed-off-by: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
---
 Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt | 2 ++
 1 file changed, 2 insertions(+)
diff mbox series

Patch

diff --git a/Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt b/Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt
index 01bf7fdf4c19..2d677e90a7e2 100644
--- a/Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt
+++ b/Documentation/devicetree/bindings/pci/xilinx-nwl-pcie.txt
@@ -33,6 +33,8 @@  Required properties:
 	- #address-cells: specifies the number of cells needed to encode an
 		address. The value must be 0.
 
+Optional properties:
+- dma-coherent: present if DMA operations are coherent
 
 Example:
 ++++++++