From patchwork Thu Aug 25 19:51:45 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 9299715 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 924F7608A7 for ; Thu, 25 Aug 2016 19:53:02 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 810FE293B3 for ; Thu, 25 Aug 2016 19:53:02 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 75D07293AB; Thu, 25 Aug 2016 19:53:02 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=2.0 tests=BAYES_00,DKIM_SIGNED, RCVD_IN_DNSWL_HI,T_DKIM_INVALID autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id D972C293B9 for ; Thu, 25 Aug 2016 19:53:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756804AbcHYTwv (ORCPT ); Thu, 25 Aug 2016 15:52:51 -0400 Received: from mail-pf0-f170.google.com ([209.85.192.170]:33311 "EHLO mail-pf0-f170.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757083AbcHYTwg (ORCPT ); Thu, 25 Aug 2016 15:52:36 -0400 Received: by mail-pf0-f170.google.com with SMTP id y134so20653855pfg.0 for ; Thu, 25 Aug 2016 12:52:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+BP94JRv+M04uJlhM0bWMQcrB1H5uLG7ygHtq1iaHnA=; b=FbLCdWIbJGC+L7g6oGl5ppPpaMtCnULVCvrlNhy/kmhuPCi9plGAkLrD61TR8x5Nog 1QdPfQy9hgUOqOzwvArf/x/i2uhKZSQvEF/aqkw9Krp3zKUZRq06euVQNernr8vwXUKO 5kRXtDE6jNJ8Tm9Q5BoOzgBkQyfuQeELeT/MQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+BP94JRv+M04uJlhM0bWMQcrB1H5uLG7ygHtq1iaHnA=; b=HmkdUGxqjYx8fhkQd+niQj84/adrCeOgVs15lRmESHYZQRAx2ys+kohwEvcElpROW8 udTZB0/DJwoLgVz9V0qGU/JQcLk49qj8GM6wi0LssjwItltow0uaeW0VOBEo03/ERlsw WYomeAlA9Ffw9yIyhAbfU4fKV7IqTQ43w6WFTgHbQteOcaB+4owhnBBeTGLb3QophFWo iOxYyW7vq4IKa/nGBNDe2U0btXkwLpz1Kbddv3Nf+blbcXYWL+cWHCVbGkgiIm+tSr6j WWbNLCAi1ZnJSd28d+53CNlD3XCTvM0gei+nsghizC912MLeW69w04LBEst0tqlolud5 XlAw== X-Gm-Message-State: AE9vXwM4jBImtal1Wv2OM2aLMogGduMKNQVwy0HxcZN9wC1hZW0DaRUBgHu9lSi4cRPl0E4i X-Received: by 10.98.202.202 with SMTP id y71mr19616813pfk.10.1472154750627; Thu, 25 Aug 2016 12:52:30 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id i62sm22783375pfg.62.2016.08.25.12.52.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 25 Aug 2016 12:52:29 -0700 (PDT) From: Lina Iyer To: ulf.hansson@linaro.org, khilman@kernel.org, rjw@rjwysocki.net, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: andy.gross@linaro.org, sboyd@codeaurora.org, linux-arm-msm@vger.kernel.org, brendan.jackman@arm.com, lorenzo.pieralisi@arm.com, sudeep.holla@arm.com, Juri.Lelli@arm.com, Lina Iyer , devicetree@vger.kernel.org Subject: [PATCH v4 15/16] ARM64: dts: Add PSCI cpuidle support for MSM8916 Date: Thu, 25 Aug 2016 13:51:45 -0600 Message-Id: <1472154706-40119-16-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1472154706-40119-1-git-send-email-lina.iyer@linaro.org> References: <1472154706-40119-1-git-send-email-lina.iyer@linaro.org> Sender: linux-pm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP Add device bindings for CPUs to suspend using PSCI as the enable-method. Cc: Signed-off-by: Lina Iyer --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 24 ++++++++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 9681200..3029773 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -62,6 +62,8 @@ compatible = "arm,cortex-a53", "arm,armv8"; reg = <0x0>; next-level-cache = <&L2_0>; + enable-method = "psci"; + cpu-idle-states = <&CPU_SPC>; }; CPU1: cpu@1 { @@ -69,6 +71,8 @@ compatible = "arm,cortex-a53", "arm,armv8"; reg = <0x1>; next-level-cache = <&L2_0>; + enable-method = "psci"; + cpu-idle-states = <&CPU_SPC>; }; CPU2: cpu@2 { @@ -76,6 +80,8 @@ compatible = "arm,cortex-a53", "arm,armv8"; reg = <0x2>; next-level-cache = <&L2_0>; + enable-method = "psci"; + cpu-idle-states = <&CPU_SPC>; }; CPU3: cpu@3 { @@ -83,12 +89,30 @@ compatible = "arm,cortex-a53", "arm,armv8"; reg = <0x3>; next-level-cache = <&L2_0>; + enable-method = "psci"; + cpu-idle-states = <&CPU_SPC>; }; L2_0: l2-cache { compatible = "cache"; cache-level = <2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x40000002>; + entry-latency-us = <130>; + exit-latency-us = <150>; + min-residency-us = <2000>; + local-timer-stop; + }; + }; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; }; timer {