From patchwork Wed Oct 21 16:42:29 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Fabien Parent X-Patchwork-Id: 11849455 X-Patchwork-Delegate: daniel.lezcano@linaro.org Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 0CF6461C for ; Wed, 21 Oct 2020 16:42:38 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D54C420874 for ; Wed, 21 Oct 2020 16:42:37 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=baylibre-com.20150623.gappssmtp.com header.i=@baylibre-com.20150623.gappssmtp.com header.b="i0gAa5X6" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2409235AbgJUQmh (ORCPT ); Wed, 21 Oct 2020 12:42:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57646 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729371AbgJUQmh (ORCPT ); Wed, 21 Oct 2020 12:42:37 -0400 Received: from mail-wr1-x442.google.com (mail-wr1-x442.google.com [IPv6:2a00:1450:4864:20::442]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B69BDC0613CE for ; Wed, 21 Oct 2020 09:42:36 -0700 (PDT) Received: by mail-wr1-x442.google.com with SMTP id n6so3747757wrm.13 for ; Wed, 21 Oct 2020 09:42:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ktOQBsIi43nG8a2/21JQPeKNNuRP5PqTvkBAgWAn5tg=; b=i0gAa5X6lQdX9PQRLe+laWerY6VMaJl4dmiT6eFrLnTc2mxLVLmiMvAWGcvAnHcwx4 bRRsAi9yCpLOP6i5M1k46oXGtRSSFG50d2yRDnM3GpTKGjzsmZvi7RnjDvWU2vWQGe88 VzaMuPFNaxqlgjy5VXrpkhLGdYnX69HqlTMRgJg5VQF5t+OFCOFypTyytbfPIkrfxBFZ vJaqstRk6Qz7v1TQbN5K9qy2e8WBPScm5gEmXD4E8l1cRPGg0z1g9OLSdD82DY5g2/aG 9OuQm9Oo2M2Ul/rHhjpM3jLh4xOq+/ZhBLk4gBZ+oG6iFNcRpdJzO3+nMhM1u3bR6dhA GdAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ktOQBsIi43nG8a2/21JQPeKNNuRP5PqTvkBAgWAn5tg=; b=pJ/PRaVrzFzgUW0D8rDeen9uPMg5cvg0Wj111MCrVg7zpcoAC4A9egDEBJXRtwJ18O w5NwwjN2m3UA8+JRimTh6uq6VYfIEnuqiqrH9NQK1KJTlxtosr15J4jPYxF200pqxLG9 V/3AdgCzZCSC7P/BrQ2EzSG3jo931gZKlIPjkvzz+hVkbXfcpef0VOja92J7HjfQRmAi TQj/O0A8PWuAVyHnPwZR4+YyIzeCY2e4VhkzDtpNAu+JW91/b1N3VBEP6QnBBcN8pBDc ZRT7Jss79Rr5n7cVnzmgiJiZGmBT9KTywvgtRWoTvLiMqKuXWDYn4nRuFFGNzjGXpXOd +Fyw== X-Gm-Message-State: AOAM530d0BwtgyLF3R0zFyvQ0r9i5fLyczEVSxUJI5ntMdE/Cvro5eBR 0VOUrZDKLSIB/iOO7y76bkQCjQ== X-Google-Smtp-Source: ABdhPJwSC4b6Zp3WR/gk387RdiJewfMgrjpTyShE4TGDBNY3p53Pb4FZAnNyTZ++ZiVCeZuokVyJVg== X-Received: by 2002:adf:de91:: with SMTP id w17mr5681928wrl.84.1603298555294; Wed, 21 Oct 2020 09:42:35 -0700 (PDT) Received: from localhost.localdomain (58.164.185.81.rev.sfr.net. [81.185.164.58]) by smtp.gmail.com with ESMTPSA id a3sm5321724wrh.94.2020.10.21.09.42.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Oct 2020 09:42:34 -0700 (PDT) From: Fabien Parent To: linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-pm@vger.kernel.org Cc: matthias.bgg@gmail.com, robh+dt@kernel.org, amitk@kernel.org, daniel.lezcano@linaro.org, rui.zhang@intel.com, Fabien Parent Subject: [PATCH 1/3] dt-bindings: thermal: mediatek: make resets property optional Date: Wed, 21 Oct 2020 18:42:29 +0200 Message-Id: <20201021164231.3029956-1-fparent@baylibre.com> X-Mailer: git-send-email 2.28.0 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-pm@vger.kernel.org MT8516 Thermal IP does not support reset. Make the resets property optional in order to be able to support MT8516 SoC. Signed-off-by: Fabien Parent Acked-by: Rob Herring --- Documentation/devicetree/bindings/thermal/mediatek-thermal.txt | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/thermal/mediatek-thermal.txt b/Documentation/devicetree/bindings/thermal/mediatek-thermal.txt index 1e249c42fae0..2d20f6b0dca0 100644 --- a/Documentation/devicetree/bindings/thermal/mediatek-thermal.txt +++ b/Documentation/devicetree/bindings/thermal/mediatek-thermal.txt @@ -20,12 +20,12 @@ Required properties: clocks are: "therm": Main clock needed for register access "auxadc": The AUXADC clock -- resets: Reference to the reset controller controlling the thermal controller. - mediatek,auxadc: A phandle to the AUXADC which the thermal controller uses - mediatek,apmixedsys: A phandle to the APMIXEDSYS controller. - #thermal-sensor-cells : Should be 0. See Documentation/devicetree/bindings/thermal/thermal-sensor.yaml for a description. Optional properties: +- resets: Reference to the reset controller controlling the thermal controller. - nvmem-cells: A phandle to the calibration data provided by a nvmem device. If unspecified default values shall be used. - nvmem-cell-names: Should be "calibration-data"