From patchwork Fri Nov 15 13:43:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13876287 Received: from mail-wr1-f51.google.com (mail-wr1-f51.google.com [209.85.221.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F355F1CD204 for ; Fri, 15 Nov 2024 13:44:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731678253; cv=none; b=YDK0zjR6NVUODrhrBnityVp8P2qDSYn22BLE3pTPIPYmxPd1DjoGOeTEkWbwkPDpBPXL4mw8KOw1zNt14NNdIczapfF3VuJElMwUP5uup7ZSIOkoNqkf4zK7LGdlrGdhDgIJRcKoeMgtOckKi7NLKRy2DB0rgZXbvnUXfATnMhA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1731678253; c=relaxed/simple; bh=sc9CTLdGF8akXnnEYKS+FLO0ZLiAdZAgjw2Zn2YLkZY=; h=From:To:Cc:Subject:Date:Message-Id:MIME-Version; b=qro+dLxpPOu7CtHszLayvMaxBMw5CtX4gi61KBdoUPsIyc3sTx46H8bwP6lHX/q9AD84ECW0r1MPGITR38DX87Yieiaq/jx7OO9Bw/T1okXFt5ElLhOmJ4F0U73ZIeB+vGAJv6Aa8OfFHWkDCAMFf3T2o6o+jPyBJTIt8AoSRag= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=cZ6QPHRw; arc=none smtp.client-ip=209.85.221.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="cZ6QPHRw" Received: by mail-wr1-f51.google.com with SMTP id ffacd0b85a97d-37d447de11dso548913f8f.1 for ; Fri, 15 Nov 2024 05:44:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1731678250; x=1732283050; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=I5y0VsPSk08U7p2tqXaJQIjq2ov8qkIzEO02XgcshlA=; b=cZ6QPHRw2v9fRpfq/O9//sWF/iUaj9Tg7mO9Ecb7J6ul5a5b+RXxskLp/OOidKjuxh lZnx4zRwmLEW8veeZ2koSbUbiP+PeGOVEWLSCT4wTUG+e4SJyy1IWTtJUA9AazGQvDnD qdfKQdU+iqrAaSsg4KljC+3bO2tyOFObyOMGEhbqjQNwssbumBtqa8YFi4U8Wovo7F8x EL5jhNDWgI06viNMpnXDvl2uXsAu2/bpUpyB884NPC2EAg1y7RYfTRHwNiaJf/ZiIAwn 247fP8Ewh/Ehb+4p3noMczXFuwPmHPTsYhLVYuL4L9hQUvFNOZHVJoB8j2BeUFZsE1PX NyZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1731678250; x=1732283050; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=I5y0VsPSk08U7p2tqXaJQIjq2ov8qkIzEO02XgcshlA=; b=L6mJKuFwsSWGkgSyYkkieskW0cA7d61b5Gmsh+ZPcZSW3SqnLd20tydcVZGfZggYPQ HVsvnd70FxCuubNM1AM4D62aCCuL4Lzkm52nNqJNJHyFJTPs/N8M6ltPC+ef3o+bIuR4 SMVfo5JvNnytrBtu6toKd/DqvDTAsLx4zFhckgmwKMeghNwtmGYGxrIgV11jnxLHpDQo WEM6vFhDw4ynAVI4nDnxBL16hEXXhtoTHVt20WzHEYKfENSsJ2tDi1i5aYRyJ0fgDlOv jtd+aCxo0RVD66SGszdDKF9ViXzBnyrdJPdi2D5OcTl+OC5jOa9HHsmenqe0B2Col9rr PT5Q== X-Gm-Message-State: AOJu0Yyt1/5btcibWY6ClnDsUr4SSe4PPCubgqIuFe1d0BHBOl8YYFey fP/ZF6klgE/QAkQyWPKb+gZaI0kKUl0TwYieJ38ZEWK99bzoJKzAk1JJiKpB2kI= X-Google-Smtp-Source: AGHT+IGiHMG9rqSM5bsbyK7EYOKL8gBTuBz9Z6IzT33QoBCun/jgIVK6Zf54KY6LeEKMlhUGRk6A4g== X-Received: by 2002:a05:6000:1866:b0:37d:4f1b:35a with SMTP id ffacd0b85a97d-382259020f2mr2182114f8f.3.1731678249494; Fri, 15 Nov 2024 05:44:09 -0800 (PST) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.28]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3821ada3fc9sm4378016f8f.20.2024.11.15.05.44.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 Nov 2024 05:44:09 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, magnus.damm@gmail.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, p.zabel@pengutronix.de, lethal@linux-sh.org, g.liakhovetski@gmx.de Cc: linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH v3 0/8] Add support for the rest of Renesas RZ/G3S serial interfaces Date: Fri, 15 Nov 2024 15:43:53 +0200 Message-Id: <20241115134401.3893008-1-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Hi, The Renesas RZ/G3S SoC has 6 serial interfaces. One of them is used as debug console (and it is already enabled in the current code base). Series adds support for the remaining ones. Patches: - 01/08 - adds clock, reset and power domain support for the serial interfaces - 02/08 - serial driver fix patch identified while adding RZ/G3S support - 03/08 - extends suspend to RAM support on the serial driver for the RZ/G3S SoC - 04-08/08 - add device tree support Merge strategy, if any: - patch 01/08 can go through Renesas tree - patches 02-03/08 can go through serial tree - patches 04-08/08 can go through Renesas tree Thank you, Claudiu Beznea Changes in v3: - in patch "serial: sh-sci: Check if TX data was written to device in .tx_empty()": -- check the status of the DMA transaction in tx_empty() -- changed the variable name that tracks if TX occurred Changes in v2: - drop patch "serial: sh-sci: Clean sci_ports[0] after at earlycon exit" from v1 as it was already applied - used bool instead of atomic_t in patch "serial: sh-sci: Check if TX data was written to device in .tx_empty()" Claudiu Beznea (8): clk: renesas: r9a08g045: Add clock, reset and power domain for the remaining SCIFs serial: sh-sci: Check if TX data was written to device in .tx_empty() serial: sh-sci: Update the suspend/resume support arm64: dts: renesas: r9a08g045: Add the remaining SCIF interfaces arm64: dts: renesas: rzg3s-smarc: Fix the debug serial alias arm64: dts: renesas: rzg3s-smarc-switches: Add a header to describe different switches arm64: dts: renesas: rzg3s-smarc: Enable SCIF3 arm64: dts: renesas: r9a08g045s33-smarc-pmod: Add overlay for SCIF1 arch/arm64/boot/dts/renesas/Makefile | 3 + arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 90 +++++++++++++++++++ .../dts/renesas/r9a08g045s33-smarc-pmod.dtso | 48 ++++++++++ .../boot/dts/renesas/rzg3s-smarc-som.dtsi | 25 +----- .../boot/dts/renesas/rzg3s-smarc-switches.h | 32 +++++++ arch/arm64/boot/dts/renesas/rzg3s-smarc.dtsi | 25 +++++- drivers/clk/renesas/r9a08g045-cpg.c | 20 +++++ drivers/tty/serial/sh-sci.c | 79 ++++++++++++++-- 8 files changed, 288 insertions(+), 34 deletions(-) create mode 100644 arch/arm64/boot/dts/renesas/r9a08g045s33-smarc-pmod.dtso create mode 100644 arch/arm64/boot/dts/renesas/rzg3s-smarc-switches.h