From patchwork Fri Jul 28 11:41:15 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yoshihiro Kaneko X-Patchwork-Id: 9868525 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 1C5036035E for ; Fri, 28 Jul 2017 11:41:39 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id E7136286F8 for ; Fri, 28 Jul 2017 11:41:38 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id DC0762886F; Fri, 28 Jul 2017 11:41:38 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.5 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, FREEMAIL_FROM, RCVD_IN_DNSWL_HI, RCVD_IN_SORBS_SPAM autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 80E53286F8 for ; Fri, 28 Jul 2017 11:41:38 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751745AbdG1Lli (ORCPT ); Fri, 28 Jul 2017 07:41:38 -0400 Received: from mail-pf0-f194.google.com ([209.85.192.194]:35009 "EHLO mail-pf0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751716AbdG1Llh (ORCPT ); Fri, 28 Jul 2017 07:41:37 -0400 Received: by mail-pf0-f194.google.com with SMTP id q85so20520801pfq.2; Fri, 28 Jul 2017 04:41:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=oBKa5jfHWZba64YTSKaISbQQaaotpatPXPZwdfGtE9U=; b=rPzlV84K8iHk9GIScoC5XNR8UTAYw+7AvFCxF7awsPVtU8/U91GIZ8e8e0GQ8IL0k4 cAotOwFx65gO3/e7OauSk5v9wnWBLpFYjtCfHEoCpf0hPtzxTimzzFtEVijrrcYu2OKB ISxW3C+NIqpYk67CZfCth3R/8Xa++8xlXfPC1silney0WwPKlh2WXmWqkzOmNRQyY0ne /MrJoHqtk7V4mDirlPRpff5h2jrmEXJx7jG1PwJqyWCQJs7umBP8TQ4kUpSdZZemmyK9 SIEwZenn13au++IVTU6CWj06+5BVibg/9GXa+vKQFbn/tvwcRMlWtcgSbvDNp2mnjFZj /CHA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=oBKa5jfHWZba64YTSKaISbQQaaotpatPXPZwdfGtE9U=; b=pLhCsOpAlmxpKbqo4iNkM6T3vcLgB7XZX5nahE+xWKd6U5vAu57WkjaSEXDXiqlKU7 d0uAAB9jEXXHotm0v16VjVfagjGmngS7k+kr2pwiXOHMvxvM/dS5bGqgWS2msyi4oS0U mVRAVXDejP2nGJRXzi4+XTXdrqfzGc3BQ2DT3iWLSp7QiLNu7eFzCTnd79oiQPHNG6Vu Ld6OzlyTNPA/Vh6+R6CcPqhs+H8OXJ7dqsmWK8/67p9XrUaGgv0NZuGDrKFfUVZRx9sS HO+lVS5O0NRB/wN2uBNHLpAhQ7JoRdkbXG5cRikk3b0PBTpz8EbubTC8xVluEkz4SI8R XxwA== X-Gm-Message-State: AIVw113gHLbHKhNhyCCxHnw4u3iwsncshzsyMkaf70ThOIankwBire5S glDti0YET83BD1gV X-Received: by 10.99.178.6 with SMTP id x6mr7108598pge.37.1501242096884; Fri, 28 Jul 2017 04:41:36 -0700 (PDT) Received: from macc.flets-east.jp (p5639044-ipngn4004marunouchi.tokyo.ocn.ne.jp. [180.31.129.44]) by smtp.gmail.com with ESMTPSA id w82sm36660445pfa.39.2017.07.28.04.41.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 28 Jul 2017 04:41:36 -0700 (PDT) From: Yoshihiro Kaneko To: linux-gpio@vger.kernel.org Cc: Linus Walleij , Laurent Pinchart , Geert Uytterhoeven , Simon Horman , Magnus Damm , linux-renesas-soc@vger.kernel.org Subject: [PATCH 3/9] pinctrl: sh-pfc: r8a7795: Fix SCIF_CLK_{A, B} pin's MOD_SEL assignment to MOD_SEL1 bit10 Date: Fri, 28 Jul 2017 20:41:15 +0900 Message-Id: <1501242081-3805-4-git-send-email-ykaneko0929@gmail.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1501242081-3805-1-git-send-email-ykaneko0929@gmail.com> References: <1501242081-3805-1-git-send-email-ykaneko0929@gmail.com> Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Takeshi Kihara This patch fixes SCIF_CLK_{A,B} pin's MOD_SEL assignment from MOD_SEL1 bit11 to MOD_SEL1 bit10. This is a correction to the incorrect implementation of IPSR register pin assignment for R8A7795 ES2.0 SoC specification of R-Car Gen3 Hardware User's Manual Rev.0.53E or later. Fixes: 12f5d9a1dc7f ("pinctrl: sh-pfc: r8a7795: Replace for Renesas R8A7795 ES2.0 SoC") Signed-off-by: Takeshi Kihara Signed-off-by: Yoshihiro Kaneko Reviewed-by: Geert Uytterhoeven --- drivers/pinctrl/sh-pfc/pfc-r8a7795.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7795.c b/drivers/pinctrl/sh-pfc/pfc-r8a7795.c index cd433fb..37b96b9 100644 --- a/drivers/pinctrl/sh-pfc/pfc-r8a7795.c +++ b/drivers/pinctrl/sh-pfc/pfc-r8a7795.c @@ -480,7 +480,7 @@ #define MOD_SEL1_13 FM(SEL_SCIF3_0) FM(SEL_SCIF3_1) #define MOD_SEL1_12 FM(SEL_SCIF2_0) FM(SEL_SCIF2_1) #define MOD_SEL1_11 FM(SEL_SCIF1_0) FM(SEL_SCIF1_1) -#define MOD_SEL1_10 FM(SEL_SATA_0) FM(SEL_SATA_1) +#define MOD_SEL1_10 FM(SEL_SCIF_0) FM(SEL_SCIF_1) #define MOD_SEL1_9 FM(SEL_REMOCON_0) FM(SEL_REMOCON_1) #define MOD_SEL1_6 FM(SEL_RCAN0_0) FM(SEL_RCAN0_1) #define MOD_SEL1_5 FM(SEL_PWM6_0) FM(SEL_PWM6_1) @@ -1201,7 +1201,7 @@ enum { PINMUX_IPSR_GPSR(IP12_27_24, ADICHS0), PINMUX_IPSR_GPSR(IP12_31_28, SCK2), - PINMUX_IPSR_MSEL(IP12_31_28, SCIF_CLK_B, SEL_SCIF1_1), + PINMUX_IPSR_MSEL(IP12_31_28, SCIF_CLK_B, SEL_SCIF_1), PINMUX_IPSR_MSEL(IP12_31_28, MSIOF1_SCK_B, SEL_MSIOF1_1), PINMUX_IPSR_MSEL(IP12_31_28, TS_SCK1_C, SEL_TSIF1_2), PINMUX_IPSR_MSEL(IP12_31_28, STP_ISCLK_1_C, SEL_SSP1_1_2), @@ -1416,7 +1416,7 @@ enum { PINMUX_IPSR_GPSR(IP17_3_0, CC5_OSCOUT), PINMUX_IPSR_MSEL(IP17_7_4, AUDIO_CLKB_B, SEL_ADG_B_1), - PINMUX_IPSR_MSEL(IP17_7_4, SCIF_CLK_A, SEL_SCIF1_0), + PINMUX_IPSR_MSEL(IP17_7_4, SCIF_CLK_A, SEL_SCIF_0), PINMUX_IPSR_MSEL(IP17_7_4, STP_IVCXO27_1_D, SEL_SSP1_1_3), PINMUX_IPSR_MSEL(IP17_7_4, REMOCON_A, SEL_REMOCON_0), PINMUX_IPSR_MSEL(IP17_7_4, TCLK1_A, SEL_TIMER_TMU_0),