From patchwork Thu Nov 16 03:16:00 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yoshihiro Kaneko X-Patchwork-Id: 10060625 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id 23F8C604D4 for ; Thu, 16 Nov 2017 03:16:34 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 0FB912A660 for ; Thu, 16 Nov 2017 03:16:34 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 049B52A662; Thu, 16 Nov 2017 03:16:34 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-7.0 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, FREEMAIL_FROM, RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 8B6602A660 for ; Thu, 16 Nov 2017 03:16:33 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1758078AbdKPDQd (ORCPT ); Wed, 15 Nov 2017 22:16:33 -0500 Received: from mail-pg0-f65.google.com ([74.125.83.65]:44333 "EHLO mail-pg0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753648AbdKPDQb (ORCPT ); Wed, 15 Nov 2017 22:16:31 -0500 Received: by mail-pg0-f65.google.com with SMTP id 4so10661540pge.1; Wed, 15 Nov 2017 19:16:31 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=Wu0UVp147KGAUt8SeVF/kPg9MFBvvGFgsjjgGLITR3g=; b=RH+X5XiS4UjW486EMMxtJrEOxI6WNBo+3uMGanHqf6W6l7IdI8ID91b/CG+Aeg2map ifr0/5gOdBytZKYgKXcxBfrnMkGxFH7ZU4vb01Uomnuheil8vD7HkU0zaRmt91wlPqUO ipWYDewazn92RQJ6GG+Vd3juvGVO6KDypLiDVeUxtFx9N6ew4M2/9GgYBSGM+bG/i6OX tLblnbqIr1Pl2mtTkQhbKFhhGDxDi9gSfhq9HVK2XSbBmxbDE09wF1X02/ewcomZXYnE IpKjQbidH1fjHUp5i3UG/c9y8Jk3rs2iw2q8nTmHMzYERgRt1jdZfpF25gU9vWiI4zt9 Gedg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=Wu0UVp147KGAUt8SeVF/kPg9MFBvvGFgsjjgGLITR3g=; b=cqCcc7aFh+aSjsTAP62zKKVJy9VYiu7cvUNzDf7/5qgQHSZ2my3TC3Lt3c7sIMrgtV dYEVkJ7c8+GMveeT2b14gIgaMyw5b3OUSvfyRoHt8drlExKh8g0MKccP+4EGYHU47mSW 9FvoX+Z3ySYS1NXef7nyBLJwZt7oBPsv7KsfPrhg3S7CG/7j657xux8RIV8ylbdI/pqo ylfXrRo0lVtkjTQJ1JlULOQnvaQo6e9oiuBHIERTZWEZzrhZ+JSDSUTlKsDzIl7iTeBV 0uZ1qKIY1sBabc/0MJA00537gGlobJqCwAwQa9DIJAEeEOhCSwjtyRDylWUqYXJ10G31 piaA== X-Gm-Message-State: AJaThX5IYVG+clzrRhxKZN/WxQDHZQmQ2DWvJskniraWgvcNCz3fU3PZ zex2vYcwah29JglsmaaQc3X0dg== X-Google-Smtp-Source: AGs4zMZbMH0BW1XnN4j/mbiOiSeELFywcPBnhgrVZNPwBjf0Q2twP1EUOIkVmuyG6GhDjgBOsHS1Qw== X-Received: by 10.84.235.134 with SMTP id p6mr266231plk.326.1510802191130; Wed, 15 Nov 2017 19:16:31 -0800 (PST) Received: from macc.flets-east.jp (p8035-ipngn10101marunouchi.tokyo.ocn.ne.jp. [114.164.103.35]) by smtp.gmail.com with ESMTPSA id f15sm163498pgu.1.2017.11.15.19.16.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 15 Nov 2017 19:16:30 -0800 (PST) From: Yoshihiro Kaneko To: linux-gpio@vger.kernel.org Cc: Linus Walleij , Laurent Pinchart , Geert Uytterhoeven , Simon Horman , Magnus Damm , linux-renesas-soc@vger.kernel.org Subject: [PATCH] pinctrl: sh-pfc: r8a7795-es1: Fix MOD_SEL1 bit[25:24] to 0x3 when using STP_ISEN_1_D Date: Thu, 16 Nov 2017 12:16:00 +0900 Message-Id: <1510802161-30646-1-git-send-email-ykaneko0929@gmail.com> X-Mailer: git-send-email 1.9.1 Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Takeshi Kihara This patch fixes the implementation incorrect of MOD_SEL1 bit[25:24] value when STP_ISEN_1_D pin function is selected for IPSR16 bit[27:24]. This is a correction to the incorrect implementation of MOD_SEL register pin assignment for R8A7795 SoC specification of R-Car Gen3 Hardware User's Manual Rev.0.51E or later. Fixes: 0b0ffc96dbe3 ("pinctrl: sh-pfc: Initial R8A7795 PFC support) Signed-off-by: Takeshi Kihara Signed-off-by: Yoshihiro Kaneko Reviewed-by: Geert Uytterhoeven --- This patch is based on the for-next branch of linux-pinctrl tree. drivers/pinctrl/sh-pfc/pfc-r8a7795-es1.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/pinctrl/sh-pfc/pfc-r8a7795-es1.c b/drivers/pinctrl/sh-pfc/pfc-r8a7795-es1.c index 1d4d84f..292e35d 100644 --- a/drivers/pinctrl/sh-pfc/pfc-r8a7795-es1.c +++ b/drivers/pinctrl/sh-pfc/pfc-r8a7795-es1.c @@ -1397,7 +1397,7 @@ enum { PINMUX_IPSR_MSEL(IP16_27_24, AUDIO_CLKOUT_B, SEL_ADG_1), PINMUX_IPSR_MSEL(IP16_27_24, SSI_SCK2_B, SEL_SSI_1), PINMUX_IPSR_MSEL(IP16_27_24, TS_SDEN1_D, SEL_TSIF1_3), - PINMUX_IPSR_MSEL(IP16_27_24, STP_ISEN_1_D, SEL_SSP1_1_2), + PINMUX_IPSR_MSEL(IP16_27_24, STP_ISEN_1_D, SEL_SSP1_1_3), PINMUX_IPSR_MSEL(IP16_27_24, STP_OPWM_0_E, SEL_SSP1_0_4), PINMUX_IPSR_MSEL(IP16_27_24, RIF3_D0_B, SEL_DRIF3_1), PINMUX_IPSR_MSEL(IP16_27_24, TCLK2_B, SEL_TIMER_TMU_1),