From patchwork Tue Sep 4 20:22:41 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yoshihiro Kaneko X-Patchwork-Id: 10587857 X-Patchwork-Delegate: horms@verge.net.au Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 2AB9F112B for ; Tue, 4 Sep 2018 20:22:50 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 18AB82A083 for ; Tue, 4 Sep 2018 20:22:50 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 0A0DD2A021; Tue, 4 Sep 2018 20:22:50 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.0 required=2.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FROM,MAILING_LIST_MULTI,RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 941D02A083 for ; Tue, 4 Sep 2018 20:22:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728002AbeIEAtc (ORCPT ); Tue, 4 Sep 2018 20:49:32 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:44895 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727990AbeIEAtc (ORCPT ); Tue, 4 Sep 2018 20:49:32 -0400 Received: by mail-pg1-f195.google.com with SMTP id r1-v6so2196003pgp.11 for ; Tue, 04 Sep 2018 13:22:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=l0+yWD2AM61dU9+8oDpZyLWhBRKA+hDpq/5f8BirCIU=; b=EfOAceSq8UCQabnb7nRc0CB0dMBPOk2fLuQvFYBLM+cfIMA1kJGNjEqeBCKgPZowI+ qdGKDmbAnDpWqFIAa4qxtHcC6UPnNZDGKB9fSJuVc2sgwuKcHpLjNF/rTuKTRJbRAjUU DdyEDMppOzj3o4ODDpVbpePJPxeYSZ0kQN68aazltPMjylj+7dS7toXRrnFWkKXF3g2H QF49JwLMZTug5wYP3uEO0wX7cG9FskT9LGe3bsFYPu26loIIg9J56NFAZfKhYY2rOb2K ZUFiWwHvL7HQ1UILCgf9Hiun2SOA/lI5zcbk+6ekOBrZx5XaG8Rja2BrhTbLMPZjQ282 ZjAw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=l0+yWD2AM61dU9+8oDpZyLWhBRKA+hDpq/5f8BirCIU=; b=BvR+3stD8DfOjSffOJfu8P7qdTRTqU7nUEtkDaQUmQgvYlTUVDD2i+ml0Oz7bQGPpP pVSH/qVslHZB+qu0JuGyV7l3+2P/G/SNoaR9LMUrFTktUhdJiHN9doX/5Oo+WtADI5Ve Mh3vfLsyyCuMCO9arDLcOuH9aFcOvDFzXWEuvVh4QNm/QSGdpUVkGWH24qMNXjPNWZVp CRHYezyHtxCuyJlUisOqrpSZAumnFk101HT8Js5VHetU/p5YeGRRdrf7vFwkdWrWlw03 utTTPLwNEkE1OC4kRZfMVYil/GfvQJvQPQoWpNQu9UeI1YcARR6DudQbI3H+oaDGRy7I Ayrg== X-Gm-Message-State: APzg51Cua6FGcwfcmu0IdUaD5FF70XS4SschUfpMShHFEHKOFMUsZFzh 4O5/SzjGaAMDCjkK8e0PjDEnOTRi X-Google-Smtp-Source: ANB0VdYk8wL7jFOZ46lR4/6cD0oCeKmLrQRrjLBgDe5bmzrrpyy8cx7eDPEL+Y0k/W0qyzyx9FYSQg== X-Received: by 2002:a62:7885:: with SMTP id t127-v6mr36652112pfc.6.1536092568169; Tue, 04 Sep 2018 13:22:48 -0700 (PDT) Received: from localhost.localdomain (KD118155013174.ppp-bb.dion.ne.jp. [118.155.13.174]) by smtp.gmail.com with ESMTPSA id g7-v6sm27540105pfi.175.2018.09.04.13.22.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 04 Sep 2018 13:22:47 -0700 (PDT) From: Yoshihiro Kaneko To: linux-renesas-soc@vger.kernel.org Cc: Simon Horman , Magnus Damm , linux-arm-kernel@lists.infradead.org Subject: [PATCH/RFT] arm64: dts: renesas: r8a77990: Add all MSIOF device nodes Date: Wed, 5 Sep 2018 05:22:41 +0900 Message-Id: <1536092561-6048-1-git-send-email-ykaneko0929@gmail.com> X-Mailer: git-send-email 1.9.1 Sender: linux-renesas-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org X-Virus-Scanned: ClamAV using ClamSMTP From: Takeshi Kihara This patch adds the device nodes for all MSIOF SPI controllers to the R8A77990 SoC. Signed-off-by: Takeshi Kihara Signed-off-by: Yoshihiro Kaneko --- This patch is based on the devel branch of Simon Horman's renesas tree. arch/arm64/boot/dts/renesas/r8a77990.dtsi | 80 +++++++++++++++++++++++++++++++ 1 file changed, 80 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a77990.dtsi b/arch/arm64/boot/dts/renesas/r8a77990.dtsi index 09e7b2f..438dd3a 100644 --- a/arch/arm64/boot/dts/renesas/r8a77990.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a77990.dtsi @@ -14,6 +14,13 @@ #address-cells = <2>; #size-cells = <2>; + aliases { + spi0 = &msiof0; + spi1 = &msiof1; + spi2 = &msiof2; + spi3 = &msiof3; + }; + cpus { #address-cells = <1>; #size-cells = <0>; @@ -70,6 +77,13 @@ clock-frequency = <0>; }; + /* MSIOF reference clock - to be overridden by boards that provide it */ + msiof_ref_clk: msiof-ref-clock { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + soc: soc { compatible = "simple-bus"; interrupt-parent = <&gic>; @@ -218,6 +232,72 @@ #power-domain-cells = <1>; }; + msiof0: spi@e6e90000 { + compatible = "renesas,msiof-r8a77990", + "renesas,rcar-gen3-msiof"; + reg = <0 0xe6e90000 0 0x0064>; + interrupts = ; + clocks = <&cpg CPG_MOD 211>, <&msiof_ref_clk>; + clock-names = "msiof_clk", "msiof_ref_clk"; + dmas = <&dmac1 0x41>, <&dmac1 0x40>, + <&dmac2 0x41>, <&dmac2 0x40>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; + resets = <&cpg 211>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + msiof1: spi@e6ea0000 { + compatible = "renesas,msiof-r8a77990", + "renesas,rcar-gen3-msiof"; + reg = <0 0xe6ea0000 0 0x0064>; + interrupts = ; + clocks = <&cpg CPG_MOD 210>, <&msiof_ref_clk>; + clock-names = "msiof_clk", "msiof_ref_clk"; + dmas = <&dmac1 0x43>, <&dmac1 0x42>, + <&dmac2 0x43>, <&dmac2 0x42>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; + resets = <&cpg 210>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + msiof2: spi@e6c00000 { + compatible = "renesas,msiof-r8a77990", + "renesas,rcar-gen3-msiof"; + reg = <0 0xe6c00000 0 0x0064>; + interrupts = ; + clocks = <&cpg CPG_MOD 209>, <&msiof_ref_clk>; + clock-names = "msiof_clk", "msiof_ref_clk"; + dmas = <&dmac0 0x45>, <&dmac0 0x44>; + dma-names = "tx", "rx"; + power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; + resets = <&cpg 209>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + msiof3: spi@e6c10000 { + compatible = "renesas,msiof-r8a77990", + "renesas,rcar-gen3-msiof"; + reg = <0 0xe6c10000 0 0x0064>; + interrupts = ; + clocks = <&cpg CPG_MOD 208>, <&msiof_ref_clk>; + clock-names = "msiof_clk", "msiof_ref_clk"; + dmas = <&dmac0 0x47>, <&dmac0 0x46>; + dma-names = "tx", "rx"; + power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; + resets = <&cpg 208>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + dmac0: dma-controller@e6700000 { compatible = "renesas,dmac-r8a77990", "renesas,rcar-dmac";