From patchwork Tue Aug 20 10:19:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13769848 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-ed1-f41.google.com (mail-ed1-f41.google.com [209.85.208.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0957B18F2D2 for ; Tue, 20 Aug 2024 10:19:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724149186; cv=none; b=aOoSXd/JX35dyn7B/MknHz4MzSGdF+H3cQ0HOKFsgKp6zAIcr8tN4+wFewsRICnyjR79w9b0rUKvjPsbsJ4liCmQld8nU36avrFu3fEqHFIdHKXY18/xw6jJuWmcluNzFlrRuTjTL62qgK5GuGg/1PvMgri4YFGvKprhwAezf7M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724149186; c=relaxed/simple; bh=Q9iIpODth7YYPkTiwObtc/Vu532kq6EUhnlNSzyTv/Y=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=bqvEcpaJsuLZp60G8yN8PcXr/Oze29tTVVNZTV68esSVyIC4nbZpxbgZH2iPaSxjxwXh15A1SGz8GK9k3AXY5c3QLYXdIGEer8gZsmEKS4mWucHPpleMUe+DtVUxkzFMP0CUMg+l3Sbg13faC/lQ2FovCSmHmCF74/hGz8MGVZc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=feVPIFI9; arc=none smtp.client-ip=209.85.208.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="feVPIFI9" Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-5bef4d9e7f8so2914772a12.2 for ; Tue, 20 Aug 2024 03:19:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1724149183; x=1724753983; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AgzIRDQoIKmsm3nYnkoWcg4ma4mnXZE//jousy+c5zA=; b=feVPIFI9YAqiYHwYJ99Opl3eOSpvcuOU8dJo+j/WoHYkCAL1hlGK6O4szfpqOk4vgr xCAm1zgEyJLdxG8NNxj9Zthmpqup2+DaBrrjwNv7ZF2qPcwqQLjE3t3QMWLP6PiY0S2y IDXXC0O5GNOEvJ1jeNi0h2LFIrrJoDmVIUdet1VTXChVk65c6oEstovCbTyuBqK1cxOi RKc03v5IMLzI1VZmJfXPqXcEvLOHBwdglm8Wck5gddga0E56lI0tvpJ8Yjd55QeoQpP1 6V9mWHYAby41N8xqTTTw6woblPIE86dVsi2Ya0r/6J0f2bOE0o3GOpSwBfIceAZf11bo jOMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1724149183; x=1724753983; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=AgzIRDQoIKmsm3nYnkoWcg4ma4mnXZE//jousy+c5zA=; b=U31uqf5JbKMJqtt8BPpSwiYiWAErlVH6hYpm7IhXJ6tJg7N8tpw6aOX6tx0qIOV6eE LVfp/Mh+mIGqmdOhOn3u6Dm2SPzL19iIXQ8bjQhoVPERRPIVGLlvXGm1QgddAT3DJRuE gGEkZWLuyT86i2fN55DQvYgF7u7v/QoPq7C9Ozk0txvy8KO9+UrJPGZYgEIdwLKb2sSJ DsMcg8a4i0QXD4yTLgh+JLDMXX5GFftaKULO7ynUJ4ZF4ouuWAlN3JKuxOMWYGGG+JgT +MET1GcsllCarvoz1dUJD/qCyXK6Lobci6jS1qlhVxO+4X8O1Ue8PPwBvdPj7fnLFOJw cWRQ== X-Gm-Message-State: AOJu0Ywf6D91YiiMMEvbWCFHyQSVmBKn0wAMmGFL6BMmdlVPxu+VDcYp msBTrED7jtTnMk21sqHD5WAlMNlQ2FKyko5jg7kVsdB/p7M5NZxVcL/vgFUaSyjD6KdnF1+yBZh 2 X-Google-Smtp-Source: AGHT+IG1y4TM3uPVSYPAZR93QR7zvbIXBij+o8A9mykZFUyFsy5NQkdgN4Kgh2TpdEq+LxI4i44Tjg== X-Received: by 2002:a17:907:7d8a:b0:a77:eb34:3b4d with SMTP id a640c23a62f3a-a83928a9cddmr940964466b.13.1724149183284; Tue, 20 Aug 2024 03:19:43 -0700 (PDT) Received: from claudiu-X670E-Pro-RS.. ([82.78.167.177]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-a83839464ebsm734550066b.155.2024.08.20.03.19.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Aug 2024 03:19:42 -0700 (PDT) From: Claudiu X-Google-Original-From: Claudiu To: chris.brandt@renesas.com, andi.shyti@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, geert+renesas@glider.be, magnus.damm@gmail.com, p.zabel@pengutronix.de, wsa+renesas@sang-engineering.com Cc: linux-renesas-soc@vger.kernel.org, linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH v5 09/11] arm64: dts: renesas: r9a08g045: Add I2C nodes Date: Tue, 20 Aug 2024 13:19:16 +0300 Message-Id: <20240820101918.2384635-10-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240820101918.2384635-1-claudiu.beznea.uj@bp.renesas.com> References: <20240820101918.2384635-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea The Renesas RZ/G3S has 4 I2C channels. Add DT nodes for it. Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- Changes in v5: - none Changes in v4: - none Changes in v3: - none Changes in v2: - dropped renesas,riic-no-fast-mode-plus arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 88 ++++++++++++++++++++++ 1 file changed, 88 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi index 37885cd24f16..e44e8949e22a 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -72,6 +72,94 @@ scif0: serial@1004b800 { status = "disabled"; }; + i2c0: i2c@10090000 { + compatible = "renesas,riic-r9a08g045", "renesas,riic-r9a09g057"; + reg = <0 0x10090000 0 0x400>; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "tei", "ri", "ti", "spi", "sti", + "naki", "ali", "tmoi"; + clocks = <&cpg CPG_MOD R9A08G045_I2C0_PCLK>; + clock-frequency = <100000>; + resets = <&cpg R9A08G045_I2C0_MRST>; + power-domains = <&cpg>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c1: i2c@10090400 { + compatible = "renesas,riic-r9a08g045", "renesas,riic-r9a09g057"; + reg = <0 0x10090400 0 0x400>; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "tei", "ri", "ti", "spi", "sti", + "naki", "ali", "tmoi"; + clocks = <&cpg CPG_MOD R9A08G045_I2C1_PCLK>; + clock-frequency = <100000>; + resets = <&cpg R9A08G045_I2C1_MRST>; + power-domains = <&cpg>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c2: i2c@10090800 { + compatible = "renesas,riic-r9a08g045", "renesas,riic-r9a09g057"; + reg = <0 0x10090800 0 0x400>; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "tei", "ri", "ti", "spi", "sti", + "naki", "ali", "tmoi"; + clocks = <&cpg CPG_MOD R9A08G045_I2C2_PCLK>; + clock-frequency = <100000>; + resets = <&cpg R9A08G045_I2C2_MRST>; + power-domains = <&cpg>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + i2c3: i2c@10090c00 { + compatible = "renesas,riic-r9a08g045", "renesas,riic-r9a09g057"; + reg = <0 0x10090c00 0 0x400>; + interrupts = , + , + , + , + , + , + , + ; + interrupt-names = "tei", "ri", "ti", "spi", "sti", + "naki", "ali", "tmoi"; + clocks = <&cpg CPG_MOD R9A08G045_I2C3_PCLK>; + clock-frequency = <100000>; + resets = <&cpg R9A08G045_I2C3_MRST>; + power-domains = <&cpg>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + cpg: clock-controller@11010000 { compatible = "renesas,r9a08g045-cpg"; reg = <0 0x11010000 0 0x10000>;