[v1,0/2] riscv: pwm: sophgo: add pwm support for CV1800

Message ID	20240207055856.672184-1-qiujingbao.dlmu@gmail.com (mailing list archive)
Headers	show Return-Path: <linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org> From: Jingbao Qiu <qiujingbao.dlmu@gmail.com> To: u.kleine-koenig@pengutronix.de, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org, inochiama@outlook.com, Jingbao Qiu <qiujingbao.dlmu@gmail.com> Subject: [PATCH v1 0/2] riscv: pwm: sophgo: add pwm support for CV1800 Date: Wed, 7 Feb 2024 13:58:54 +0800 Message-Id: <20240207055856.672184-1-qiujingbao.dlmu@gmail.com> MIME-Version: 1.0 Precedence: list Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org> Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org
Series	riscv: pwm: sophgo: add pwm support for CV1800 \| expand [v1,0/2] riscv: pwm: sophgo: add pwm support for CV1800 [v1,1/2] dt-bindings: pwm: sophgo: add pwm for Sophgo CV1800 series SoC. [v1,2/2] pwm: sophgo: add pwm support for Sophgo CV1800 SoC

Message ID

20240207055856.672184-1-qiujingbao.dlmu@gmail.com (mailing list archive)

Headers

From: Jingbao Qiu <qiujingbao.dlmu@gmail.com>
To: u.kleine-koenig@pengutronix.de,
	robh+dt@kernel.org,
	krzysztof.kozlowski+dt@linaro.org,
	conor+dt@kernel.org,
	paul.walmsley@sifive.com,
	palmer@dabbelt.com,
	aou@eecs.berkeley.edu
Cc: linux-pwm@vger.kernel.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	dlan@gentoo.org,
	inochiama@outlook.com,
	Jingbao Qiu <qiujingbao.dlmu@gmail.com>
Subject: [PATCH v1 0/2] riscv: pwm: sophgo: add pwm support for CV1800
Date: Wed,  7 Feb 2024 13:58:54 +0800
Message-Id: <20240207055856.672184-1-qiujingbao.dlmu@gmail.com>
MIME-Version: 1.0
Precedence: list
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: 
 linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org

Series

riscv: pwm: sophgo: add pwm support for CV1800 | expand

Message

Jingbao Qiu Feb. 7, 2024, 5:58 a.m. UTC

The Sophgo CV1800 chip provides a set of four independent
PWM channel outputs.
This series adds PWM controller support for Sophgo cv1800.

Jingbao Qiu (2):
  dt-bindings: pwm: sophgo: add pwm for Sophgo CV1800 series SoC.
  pwm: sophgo: add pwm support for Sophgo CV1800 SoC

 .../bindings/pwm/sophgo,cv1800-pwm.yaml       |  45 ++++
 drivers/pwm/Kconfig                           |  10 +
 drivers/pwm/Makefile                          |   1 +
 drivers/pwm/pwm-cv1800.c                      | 218 ++++++++++++++++++
 4 files changed, 274 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/pwm/sophgo,cv1800-pwm.yaml
 create mode 100644 drivers/pwm/pwm-cv1800.c


base-commit: 7afc0e7f681e6efd6b826f003fc14c17b5093643