From patchwork Wed Sep 27 08:54:38 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chen Wang X-Patchwork-Id: 13400389 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D0311E810A8 for ; Wed, 27 Sep 2023 08:55:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=kvVrICAwFC+YKNuNOfQGwzvtNulzaEhSN96+trJvEVk=; b=EtCnbYciR6PGFt qj88KksbI11S1MMnZail9l4ito23GJVKRXuiD1RdrihwjsicrNVfeqdJaenbPm3uKHUoylF268mk/ VpeSSD01Ka78vB7TF8UgQjSNRkY9YWJ85EUBuT9wDOljOXBq67aHYDACuR0VZ6XWbkACOpe1Ciyn4 dNd3fYcNe44CeKYtlFKlI3KzO0DEYW04C6L2OYvlGM/XsvUNVSpE1G3s8XBD77xr9fqj7xCj204D+ wCfA6MlpM3TDizmPYMju7adb0qdsk3CvIEbqQySyPgvLXp5ZSgwLNZRtW0vljz8cd3gzdc7wUeE38 6nPKVZ9MnwxPDBpOUbfA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qlQJs-000OJ2-0I; Wed, 27 Sep 2023 08:54:56 +0000 Received: from mail-ot1-x334.google.com ([2607:f8b0:4864:20::334]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qlQJp-000OIE-0O for linux-riscv@lists.infradead.org; Wed, 27 Sep 2023 08:54:54 +0000 Received: by mail-ot1-x334.google.com with SMTP id 46e09a7af769-6c0a42a469dso6500784a34.2 for ; Wed, 27 Sep 2023 01:54:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1695804890; x=1696409690; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=MoYbiHoRTBkFkCQeE69Y8EorC+SjrK0dNJelyHZJ5P0=; b=EfnG3lO7KSkHRONlIdA9qkoKmkCe42fg6Wm1xPDytXIFa7r3v4dmdWnD6knFlWVX94 6zWCJcQfTBgRS9BhkgumQpojyljoJ4PDiOzeNUH5RfKvJCHPPX+8uWTJFPJ7HNLp6yVg d/oBakbcCG+MQDBn+YRfAIrrMUDWZyT/SiB54drVgtRAcpmGi+YnhLfvwW5mokkDtLEW jmXJuKwbhWtL8TAAnxmIek+P7/idIs5GxpvSmEmi5EKwS0H62rbByXO1cwfpkqX4OINu 75e1iZH9uKx2d0HO216DKeatASl2VenEFp5PFxWFb2+mktHIfEG3yUZzVkTuF7IArwX4 wZIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1695804890; x=1696409690; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=MoYbiHoRTBkFkCQeE69Y8EorC+SjrK0dNJelyHZJ5P0=; b=P7AK+cMEPo/e+/cLiRfHZCq/usmCliKbZck/hC5gmxidWVR+WCU3BACHM2z1WIDrPY bWUd1c/+pq1qgz9kipqjRsGtuQmZLL8ddA2neMRzGrIQboazec/azLLmVezcvhWuLjwJ a5GnD0BOdL7Ao6ApDcRnvItuJALj7sSXgGG47QxwAOVyZguQQzks5veOf0PeUsBaPySJ SAfVBCKoEZhpOvemnCrEGVkEN1WnWolZKa9nLOWGT+3oXbNonQlJegqLqZ7jQJ7eeN1n YeURZbYqako46LZHkuTCVZjB6EBgBraa+jysuYpfiHuSLSzhIGf4XWIHjZeRFtXXwwxb E71Q== X-Gm-Message-State: AOJu0YwK0TeQSJVB8GqUWT90XM8N4gD2KCT5yWrA9/D62s7eU7PSTYLi C5Engw10omH+ycCHv/ACi4I= X-Google-Smtp-Source: AGHT+IE7eYgWleSnh6tDnUyYVY08rHA5PEnYMgEJh3AmLlogwa3AMpP/EvRVYEl2Pbk2FRPbyZfJGg== X-Received: by 2002:a9d:66cf:0:b0:6bd:152f:9918 with SMTP id t15-20020a9d66cf000000b006bd152f9918mr1434562otm.14.1695804889948; Wed, 27 Sep 2023 01:54:49 -0700 (PDT) Received: from localhost.localdomain ([122.8.183.87]) by smtp.gmail.com with ESMTPSA id f6-20020a056830204600b006b92509e76esm2304744otp.32.2023.09.27.01.54.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 27 Sep 2023 01:54:49 -0700 (PDT) From: Chen Wang To: aou@eecs.berkeley.edu, chao.wei@sophgo.com, conor@kernel.org, devicetree@vger.kernel.org, guoren@kernel.org, jszhang@kernel.org, krzysztof.kozlowski+dt@linaro.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, palmer@dabbelt.com, paul.walmsley@sifive.com, robh+dt@kernel.org, xiaoguang.xing@sophgo.com, apatel@ventanamicro.com Cc: Chen Wang Subject: [PATCH v3 00/11] Add Milk-V Pioneer RISC-V board support Date: Wed, 27 Sep 2023 16:54:38 +0800 Message-Id: X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230927_015453_180240_69FED54E X-CRM114-Status: GOOD ( 13.45 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Milk-V Pioneer [1] is a developer motherboard based on SOPHON SG2042 [2] in a standard mATX form factor. Add minimal device tree files for the SG2042 SOC and the Milk-V Pioneer board. Now only support basic uart drivers to boot up into a basic console. Thanks, Chen --- Changes in v3: The patch series is based on v6.6-rc1. You can simply review or test the patches at the link [5]. - add new vendor specific compatible strings to identify timer/mswi for sg2042 clint - updated maintainers info. for sophgo devicetree - remove the quirk changes for uart - updated dts, such as: - add "riscv,isa-base"/"riscv,isa-extensions" for cpus - update l2 cache node's name - remove memory and pmu nodes - fixed other issues as per input from reviewers. Changes in v2: The patch series is based on v6.6-rc1. You can simply review or test the patches at the link [4]. - Improve format for comment of commitments as per input from last review. - Improve format of DTS as per input from last review. - Remove numa related stuff from DTS. This part is just for optimization, may add it later if really needed. Changes in v1: The patch series is based on v6.6-rc1. Due to it is not sent in thread, I have listed permlinks of the patchset [v1-0/12] ~ [v1-12/12] here for quick reference. You can simply review or test the patches at the link [3]. [1]: https://milkv.io/pioneer [2]: https://en.sophgo.com/product/introduce/sg2042.html [3]: https://github.com/unicornx/linux-riscv/commits/milkv-pioneer-minimal [4]: https://github.com/unicornx/linux-riscv/commits/milkv-pioneer-minimal-v2 [5]: https://github.com/unicornx/linux-riscv/commits/milkv-pioneer-minimal-v3 [v1-0/12]:https://lore.kernel.org/linux-riscv/20230915070856.117514-1-wangchen20@iscas.ac.cn/ [v1-1/12]:https://lore.kernel.org/linux-riscv/20230915071005.117575-1-wangchen20@iscas.ac.cn/ [v1-2/12]:https://lore.kernel.org/linux-riscv/20230915071409.117692-1-wangchen20@iscas.ac.cn/ [v1-3/12]:https://lore.kernel.org/linux-riscv/20230915072242.117935-1-wangchen20@iscas.ac.cn/ [v1-4/12]:https://lore.kernel.org/linux-riscv/20230915072333.117991-1-wangchen20@iscas.ac.cn/ [v1-5/12]:https://lore.kernel.org/linux-riscv/20230915072358.118045-1-wangchen20@iscas.ac.cn/ [v1-6/12]:https://lore.kernel.org/linux-riscv/20230915072415.118100-1-wangchen20@iscas.ac.cn/ [v1-7/12]:https://lore.kernel.org/linux-riscv/20230915072431.118154-1-wangchen20@iscas.ac.cn/ [v1-8/12]:https://lore.kernel.org/linux-riscv/20230915072451.118209-1-wangchen20@iscas.ac.cn/ [v1-9/12]:https://lore.kernel.org/linux-riscv/20230915072517.118266-1-wangchen20@iscas.ac.cn/ [v1-10/12]:https://lore.kernel.org/linux-riscv/20230915072558.118325-1-wangchen20@iscas.ac.cn/ [v1-11/12]:https://lore.kernel.org/linux-riscv/20230915072624.118388-1-wangchen20@iscas.ac.cn/ [v1-12/12]:https://lore.kernel.org/linux-riscv/20230915072653.118448-1-wangchen20@iscas.ac.cn/ --- Chen Wang (9): riscv: Add SOPHGO SOC family Kconfig support dt-bindings: vendor-prefixes: add milkv/sophgo dt-bindings: riscv: add sophgo sg2042 bindings dt-bindings: riscv: Add T-HEAD C920 compatibles dt-bindings: interrupt-controller: Add Sophgo SG2042 PLIC MAINTAINERS: add two files to sophgo devicetrees entry riscv: dts: add initial Sophgo SG2042 SoC device tree riscv: dts: sophgo: add Milk-V Pioneer board device tree riscv: defconfig: enable SOPHGO SoC Inochi Amaoto (2): dt-bindings: timer: Add Sophgo sg2042 CLINT timer dt-bindings: interrupt-controller: Add Sophgo sg2042 CLINT mswi .../sifive,plic-1.0.0.yaml | 1 + .../sophgo,sg2042-clint-mswi.yaml | 42 + .../devicetree/bindings/riscv/cpus.yaml | 1 + .../devicetree/bindings/riscv/sophgo.yaml | 28 + .../timer/sophgo,sg2042-clint-mtimer.yaml | 42 + .../devicetree/bindings/vendor-prefixes.yaml | 4 + MAINTAINERS | 9 + arch/riscv/Kconfig.socs | 5 + arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/sophgo/Makefile | 3 + arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi | 1880 +++++++++++++++++ .../boot/dts/sophgo/sg2042-milkv-pioneer.dts | 19 + arch/riscv/boot/dts/sophgo/sg2042.dtsi | 325 +++ arch/riscv/configs/defconfig | 1 + 14 files changed, 2361 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/sophgo,sg2042-clint-mswi.yaml create mode 100644 Documentation/devicetree/bindings/riscv/sophgo.yaml create mode 100644 Documentation/devicetree/bindings/timer/sophgo,sg2042-clint-mtimer.yaml create mode 100644 arch/riscv/boot/dts/sophgo/Makefile create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts create mode 100644 arch/riscv/boot/dts/sophgo/sg2042.dtsi base-commit: 0bb80ecc33a8fb5a682236443c1e740d5c917d1d