Show patches with: State = Action Required       |   8927 patches
« 1 2 ... 85 86 87 … 89 90 »
Patch Series A/R/T S/W/F Date Submitter Delegate State
[v3] RISC-V: Implement ASID allocator [v3] RISC-V: Implement ASID allocator - - - --- 2019-03-29 Anup Patel New
[RFC,4/4,v2] syscalls: Remove start and number from syscall_set_arguments() args Untitled series #98371 - - - --- 2019-03-28 Steven Rostedt New
[RFC,3/4,v2] syscalls: Remove start and number from syscall_get_arguments() args Untitled series #98371 - - - --- 2019-03-28 Steven Rostedt New
[v7,06/20] riscv: mm: Add p?d_large() definitions Untitled series #98127 - - - --- 2019-03-28 Steven Price New
[v2] RISC-V: Implement ASID allocator [v2] RISC-V: Implement ASID allocator - - - --- 2019-03-28 Anup Patel New
[7/7] RISC-V: Implement pte_devmap() RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - - - --- 2019-03-27 Logan Gunthorpe New
[6/7] RISC-V: Implement memory hot remove RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - - - --- 2019-03-27 Logan Gunthorpe New
[5/7] RISC-V: Implement memory hotplug RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - - - --- 2019-03-27 Logan Gunthorpe New
[4/7] RISC-V: Update page tables to cover the whole linear mapping RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - - - --- 2019-03-27 Logan Gunthorpe New
[3/7] RISC-V: Rework kernel's virtual address space mapping RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - - - --- 2019-03-27 Logan Gunthorpe New
[2/7] RISC-V: doc: Add file describing the virtual memory map RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - - - --- 2019-03-27 Logan Gunthorpe New
[1/7] RISC-V: Implement sparsemem RISC-V: Sparsmem, Memory Hotplug and pte_devmap for P2P - 2 - --- 2019-03-27 Logan Gunthorpe New
RISC-V: Implement ASID allocator RISC-V: Implement ASID allocator - - - --- 2019-03-27 Anup Patel New
[v4,5/5] riscv: implement IPI-based remote TLB shootdown TLB/I$ flush cleanups and improvements - - 1 --- 2019-03-27 Gary Guo New
[v4,3/5] riscv: fix sbi_remote_sfence_vma{,_asid}. TLB/I$ flush cleanups and improvements - 2 - --- 2019-03-27 Gary Guo New
[v4,4/5] riscv: rewrite tlb flush for performance TLB/I$ flush cleanups and improvements - - 1 --- 2019-03-27 Gary Guo New
[v4,2/5] riscv: move switch_mm to its own file TLB/I$ flush cleanups and improvements - 2 - --- 2019-03-27 Gary Guo New
[v4,1/5] riscv: move flush_icache_{all,mm} to cacheflush.c TLB/I$ flush cleanups and improvements - 2 - --- 2019-03-27 Gary Guo New
[v6,05/19] riscv: mm: Add p?d_large() definitions Untitled series #97097 - - - --- 2019-03-26 Steven Price New
[v4] RISC-V: Always compile mm/init.c with cmodel=medany and notrace [v4] RISC-V: Always compile mm/init.c with cmodel=medany and notrace - 2 - --- 2019-03-26 Anup Patel New
[v11,2/2] pwm: sifive: Add a driver for SiFive SoC PWM PWM support for HiFive Unleashed - - - --- 2019-03-25 Yash Shah New
[v11,1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller PWM support for HiFive Unleashed - 1 - --- 2019-03-25 Yash Shah New
[v3,4/4] RISC-V: Allow booting kernel from any 4KB aligned address Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-25 Anup Patel New
[v3,3/4] RISC-V: Remove redundant trampoline page table Boot RISC-V kernel from any 4KB aligned address - 1 - --- 2019-03-25 Anup Patel New
[v3,2/4] RISC-V: Fix memory reservation in setup_bootmem() Boot RISC-V kernel from any 4KB aligned address - 2 - --- 2019-03-25 Anup Patel New
[v3,1/4] RISC-V: Add separate defconfig for 32bit systems Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-25 Anup Patel New
[v3] RISC-V: Always compile mm/init.c with cmodel=medany and notrace [v3] RISC-V: Always compile mm/init.c with cmodel=medany and notrace - 2 - --- 2019-03-25 Anup Patel New
[v2] RISC-V: Always compile mm/init.c with cmodel=medany [v2] RISC-V: Always compile mm/init.c with cmodel=medany - 1 - --- 2019-03-25 Anup Patel New
RISC-V: Always compile mm/init.c with cmodel=medany RISC-V: Always compile mm/init.c with cmodel=medany - - - --- 2019-03-24 Anup Patel New
clocksource/drivers/riscv: Fix clocksource mask clocksource/drivers/riscv: Fix clocksource mask - 1 - --- 2019-03-22 Atish Patra New
[v5,3/3] locking/rwsem: Optimize down_read_trylock() locking/rwsem: Rwsem rearchitecture part 0 - - - --- 2019-03-22 Waiman Long New
[v5,2/3] locking/rwsem: Remove rwsem-spinlock.c & use rwsem-xadd.c for all archs locking/rwsem: Rwsem rearchitecture part 0 - - - --- 2019-03-22 Waiman Long New
[v5,1/3] locking/rwsem: Remove arch specific rwsem files locking/rwsem: Rwsem rearchitecture part 0 - - - --- 2019-03-22 Waiman Long New
RISC-V: Fix FIXMAP_TOP to avoid overlap with VMALLOC area RISC-V: Fix FIXMAP_TOP to avoid overlap with VMALLOC area - 1 - --- 2019-03-22 Anup Patel New
[4/4] riscv: Make mmap allocation top-down by default Provide generic top-down mmap layout functions - - - --- 2019-03-22 Alexandre Ghiti New
[3/4] mips: Use generic mmap top-down layout Provide generic top-down mmap layout functions - - - --- 2019-03-22 Alexandre Ghiti New
[2/4] arm: Use generic mmap top-down layout Provide generic top-down mmap layout functions - - - --- 2019-03-22 Alexandre Ghiti New
[1/4] arm64, mm: Move generic mmap layout functions to mm Provide generic top-down mmap layout functions - - - --- 2019-03-22 Alexandre Ghiti New
riscv: fix accessing 8-byte variable from RV32 riscv: fix accessing 8-byte variable from RV32 - 1 - --- 2019-03-22 Alan Kao New
[v5,05/19] riscv: mm: Add p?d_large() definitions Untitled series #94885 - - - --- 2019-03-21 Steven Price New
[v2,5/5] RISC-V: Fix memory reservation in setup_bootmem() Boot RISC-V kernel from any 4KB aligned address - 1 - --- 2019-03-21 Anup Patel New
[v2,4/5] RISC-V: Remove redundant trampoline page table Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-21 Anup Patel New
[v2,3/5] RISC-V: Allow booting kernel from any 4KB aligned address Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-21 Anup Patel New
[v2,2/5] RISC-V: Make setup_vm() independent of GCC code model Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-21 Anup Patel New
[v2,1/5] RISC-V: Add separate defconfig for 32bit systems Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-21 Anup Patel New
[RFT/RFC,v3,5/5] RISC-V: Parse cpu topology during boot. Unify CPU topology across ARM & RISC-V - - - --- 2019-03-20 Atish Patra New
[RFT/RFC,v3,4/5] arm: Use common cpu_topology Unify CPU topology across ARM & RISC-V - - - --- 2019-03-20 Atish Patra New
[RFT/RFC,v3,3/5] cpu-topology: Move cpu topology code to common code. Unify CPU topology across ARM & RISC-V - - 1 --- 2019-03-20 Atish Patra New
[RFT/RFC,v3,2/5] dt-binding: cpu-topology: Move cpu-map to a common binding. Unify CPU topology across ARM & RISC-V - 2 - --- 2019-03-20 Atish Patra New
[RFT/RFC,v3,1/5] Documentation: DT: arm: add support for sockets defining package boundaries Unify CPU topology across ARM & RISC-V - 1 - --- 2019-03-20 Atish Patra New
irqchip: plic: Fix priority base offset irqchip: plic: Fix priority base offset - - - --- 2019-03-20 Alistair Francis New
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip EDAC Support for SiFive SoCs - - - --- 2019-03-20 Yash Shah New
[1/2] edac: sifive: Add DT documentation for SiFive EDAC driver and subcomponent EDAC Support for SiFive SoCs - - - --- 2019-03-20 Yash Shah New
[RFT/RFC,v2,4/4] RISC-V: Parse cpu topology during boot. Unify CPU topology across ARM & RISC-V - - - --- 2019-03-20 Atish Patra New
[RFT/RFC,v2,3/4] arm: Use common cpu_topology Unify CPU topology across ARM & RISC-V - - - --- 2019-03-20 Atish Patra New
[RFT/RFC,v2,2/4] cpu-topology: Move cpu topology code to common code. Untitled series #94029 - - 1 --- 2019-03-20 Atish Patra New
[RFT/RFC,v2,1/4] dt-binding: cpu-topology: Move cpu-map to a common binding. Unify CPU topology across ARM & RISC-V - 1 - --- 2019-03-20 Atish Patra New
[v1,4/4] RISC-V: Support nr_cpus command line option. [v1,1/4] RISC-V: Add RISC-V specific arch_match_cpu_phys_id - - - --- 2019-03-19 Atish Patra New
[v1,3/4] RISC-V: Implement nosmp commandline option. [v1,1/4] RISC-V: Add RISC-V specific arch_match_cpu_phys_id - - - --- 2019-03-19 Atish Patra New
[v1,2/4] RISC-V: Fix of_get_cpu_node usage [v1,1/4] RISC-V: Add RISC-V specific arch_match_cpu_phys_id - - - --- 2019-03-19 Atish Patra New
[v1,1/4] RISC-V: Add RISC-V specific arch_match_cpu_phys_id [v1,1/4] RISC-V: Add RISC-V specific arch_match_cpu_phys_id - - - --- 2019-03-19 Atish Patra New
[v10,2/2] pwm: sifive: Add a driver for SiFive SoC PWM PWM support for HiFive Unleashed - - - --- 2019-03-18 Yash Shah New
[v10,1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller PWM support for HiFive Unleashed - 1 - --- 2019-03-18 Yash Shah New
[v2,13/13] syscall_get_arch: add "struct task_struct *" argument Untitled series #92739 5 2 - --- 2019-03-17 Dmitry V. Levin New
[3/3] RISC-V: Allow booting kernel from any 4KB aligned address Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-12 Anup Patel New
[2/3] RISC-V: Make setup_vm() independent of GCC code model Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-12 Anup Patel New
[1/3] RISC-V: Add separate defconfig for 32bit systems Boot RISC-V kernel from any 4KB aligned address - - - --- 2019-03-12 Anup Patel New
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller L2 Cache EDAC Support for HiFive Unleashed - - - --- 2019-03-12 Yash Shah New
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller L2 Cache EDAC Support for HiFive Unleashed - - - --- 2019-03-12 Yash Shah New
[v9,2/2] pwm: sifive: Add a driver for SiFive SoC PWM PWM support for HiFive Unleashed - - - --- 2019-03-12 Yash Shah New
[v9,1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller PWM support for HiFive Unleashed - 1 - --- 2019-03-12 Yash Shah New
[09/14] RISC-V: entry: Remove unneeded need_resched() loop entry: preempt_schedule_irq() callers scrub - - - --- 2019-03-11 Valentin Schneider New
[v3,1/4] riscv: move flush_icache_{all,mm} to cacheflush.c TLB/I$ flush cleanups and improvements - - - --- 2019-03-09 Gary Guo New
[v3,2/4] riscv: move switch_mm to its own file TLB/I$ flush cleanups and improvements - - - --- 2019-03-09 Gary Guo New
[v3,3/4] riscv: fix sbi_remote_sfence_vma{,_asid}. TLB/I$ flush cleanups and improvements - - - --- 2019-03-09 Gary Guo New
[v3,4/4] riscv: rewrite tlb flush for performance TLB/I$ flush cleanups and improvements - - - --- 2019-03-09 Gary Guo New
[v2,4/4] riscv: rewrite tlb flush for performance Improvements related to TLB and I$ flush - - - --- 2019-03-08 Gary Guo New
[v2,1/4] riscv: move flush_icache_{all,mm} to cacheflush.c Improvements related to TLB and I$ flush - - - --- 2019-03-08 Gary Guo New
[v2,2/4] riscv: move switch_mm to its own file Improvements related to TLB and I$ flush - - - --- 2019-03-08 Gary Guo New
[v2,3/4] riscv: fix sbi_remote_sfence_vma{,_asid}. Improvements related to TLB and I$ flush - - - --- 2019-03-08 Gary Guo New
[v1,5/5] debian: add generic rule file [v1,1/5] Makefile: rules for printing kernel architecture and localversion - - - --- 2019-03-08 Enrico Weigelt, metux IT consult New
[v1,4/5] scripts: checkpatch.pl: don't complain that debian/rules is executable [v1,1/5] Makefile: rules for printing kernel architecture and localversion - - - --- 2019-03-08 Enrico Weigelt, metux IT consult New
[v1,3/5] scripts: mkdebian: fix missing dependencies [v1,1/5] Makefile: rules for printing kernel architecture and localversion - - - --- 2019-03-08 Enrico Weigelt, metux IT consult New
[v1,2/5] scripts: mkdebian: allow renaming generated debian/rules via env [v1,1/5] Makefile: rules for printing kernel architecture and localversion - - - --- 2019-03-08 Enrico Weigelt, metux IT consult New
[v1,1/5] Makefile: rules for printing kernel architecture and localversion [v1,1/5] Makefile: rules for printing kernel architecture and localversion - - - --- 2019-03-08 Enrico Weigelt, metux IT consult New
RISC-V: Use IS_ENABLED(CONFIG_CMODEL_MEDLOW) RISC-V: Use IS_ENABLED(CONFIG_CMODEL_MEDLOW) - 1 - --- 2019-03-07 Joe Perches New
[3/3] riscv: rewrite tlb flush for performance improvement [1/3] riscv: move switch_mm to its own file - - - --- 2019-03-07 Gary Guo New
[2/3] riscv: fix SBI call of sbi_remote_sfence_vma{,_asid}. [1/3] riscv: move switch_mm to its own file - - - --- 2019-03-07 Gary Guo New
[1/3] riscv: move switch_mm to its own file [1/3] riscv: move switch_mm to its own file - - - --- 2019-03-07 Gary Guo New
riscv: move flush_icache_{all,mm} code to proper location riscv: move flush_icache_{all,mm} code to proper location - - - --- 2019-03-06 Gary Guo New
[v4,05/19] riscv: mm: Add p?d_large() definitions Untitled series #88365 - - - --- 2019-03-06 Steven Price New
[GIT,PULL] RISC-V Patches for the 5.1 Merge Window, Part 1 [GIT,PULL] RISC-V Patches for the 5.1 Merge Window, Part 1 - - - --- 2019-03-05 Palmer Dabbelt New
[v2,3/3] riscv: Support BUG() in kernel module riscv: Support trap-based WARN() and fix bug in do_trap_break - - - --- 2019-03-05 Vincent Chen New
[v2,2/3] riscv: Add the support for c.ebreak check in is_valid_bugaddr() riscv: Support trap-based WARN() and fix bug in do_trap_break - - - --- 2019-03-05 Vincent Chen New
[v2,1/3] riscv: support trap-based WARN() riscv: Support trap-based WARN() and fix bug in do_trap_break - - - --- 2019-03-05 Vincent Chen New
[v8,2/2] pwm: sifive: Add a driver for SiFive SoC PWM PWM support for HiFive Unleashed - - - --- 2019-03-01 Yash Shah New
[v8,1/2] pwm: sifive: Add DT documentation for SiFive PWM Controller PWM support for HiFive Unleashed - 1 - --- 2019-03-01 Yash Shah New
Revert "of/device: Really only set bus DMA mask when appropriate" Revert "of/device: Really only set bus DMA mask when appropriate" - - - --- 2019-02-28 Alistair Francis New
[3/3] riscv: Make WARN() related functions able to trigger a trap exception riscv: Fix debug instruction check and support trap-based WARN() - - - --- 2019-02-28 Vincent Chen New
[2/3] riscv: Support BUG() in kernel module riscv: Fix debug instruction check and support trap-based WARN() - - - --- 2019-02-28 Vincent Chen New
« 1 2 ... 85 86 87 … 89 90 »