[6/6] riscv: defconfig: enable ARCH_SIFIVE

Message ID	20190411084304.5072-7-paul.walmsley@sifive.com (mailing list archive)
State	New, archived
Headers	show Return-Path: <linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org> From: Paul Walmsley <paul.walmsley@sifive.com> To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, devicetree@vger.kernel.org Subject: [PATCH 6/6] riscv: defconfig: enable ARCH_SIFIVE Date: Thu, 11 Apr 2019 01:43:04 -0700 Message-Id: <20190411084304.5072-7-paul.walmsley@sifive.com> In-Reply-To: <20190411084304.5072-2-paul.walmsley@sifive.com> References: <20190411084304.5072-2-paul.walmsley@sifive.com> MIME-Version: 1.0 Precedence: list Cc: Paul Walmsley <paul@pwsan.com>, Palmer Dabbelt <palmer@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, Paul Walmsley <paul.walmsley@sifive.com> Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org> Errors-To: linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org
Series	[1/6] arch: riscv: add support for building DTB files from DT source data \| expand [1/6] arch: riscv: add support for building DTB files from DT source data [2/6] dt-bindings: riscv: sifive: add YAML documentation for the SiFive FU540 [3/6] dt-bindings: riscv: convert cpu binding to json-schema [4/6] riscv: dts: add initial support for the SiFive FU540-C000 SoC [5/6] riscv: dts: add initial board data for the SiFive HiFive Unleashed [6/6] riscv: defconfig: enable ARCH_SIFIVE

Message ID

20190411084304.5072-7-paul.walmsley@sifive.com (mailing list archive)

State

New, archived

Headers

From: Paul Walmsley <paul.walmsley@sifive.com>
To: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org,
 devicetree@vger.kernel.org
Subject: [PATCH 6/6] riscv: defconfig: enable ARCH_SIFIVE
Date: Thu, 11 Apr 2019 01:43:04 -0700
Message-Id: <20190411084304.5072-7-paul.walmsley@sifive.com>
In-Reply-To: <20190411084304.5072-2-paul.walmsley@sifive.com>
References: <20190411084304.5072-2-paul.walmsley@sifive.com>
MIME-Version: 1.0
Precedence: list
Cc: Paul Walmsley <paul@pwsan.com>, Palmer Dabbelt <palmer@sifive.com>,
 Albert Ou <aou@eecs.berkeley.edu>, Paul Walmsley <paul.walmsley@sifive.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: 
 linux-riscv-bounces+patchwork-linux-riscv=patchwork.kernel.org@lists.infradead.org

Series

[1/6] arch: riscv: add support for building DTB files from DT source data | expand

Commit Message

Paul Walmsley April 11, 2019, 8:43 a.m. UTC

Enable CONFIG_ARCH_SIFIVE in the RISC-V defconfig so
DTB files for SiFive boards are generated by default.

Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Albert Ou <aou@eecs.berkeley.edu>
Cc: linux-riscv@lists.infradead.org
Cc: linux-kernel@vger.kernel.org
---
 arch/riscv/configs/defconfig | 1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
index 2fd3461e50ab..0fb782c8cc1e 100644
--- a/arch/riscv/configs/defconfig
+++ b/arch/riscv/configs/defconfig
@@ -12,6 +12,7 @@  CONFIG_CHECKPOINT_RESTORE=y
 CONFIG_BLK_DEV_INITRD=y
 CONFIG_EXPERT=y
 CONFIG_BPF_SYSCALL=y
+CONFIG_ARCH_SIFIVE=y
 CONFIG_SMP=y
 CONFIG_MODULES=y
 CONFIG_MODULE_UNLOAD=y

[6/6] riscv: defconfig: enable ARCH_SIFIVE

Commit Message

Patch