From patchwork Tue Nov 1 14:33:55 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 13026973 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A8856C4167B for ; Tue, 1 Nov 2022 14:34:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Tq9CQLlmXI+4l0G46np5Y/5P7WXp7fHZdJOL9qJxjtU=; b=aJawCTK6GDUXCH +vlPulEeM3+czTkEU288TBUJTyxfUkqJCvaOmi5y33+YzOxQVf7mW7ebkyDU8FnPIKqwCBQdKynSN VaWFJqOuqTyzVcbCWR1duMEyIqzscDGoMW4M9OJnzQ2wt8cTxAZFZkYkFUzbcgTHm5vHdiNgCVyOP AFuJMQK/fbZfsFPONjMq9NeiI/By8Fx3UP37mwF6QJXs3wLOmi/7f4edFkkhZjIbWVbhZB1+9OfUn E0umgYa6h32OQoZqqWNmUBkDRXwCXsaaqXYdVSAgLkaaxZMNRtm/N3EsYsiOmvW8YhOYSMX5/JY5V SUXYu6oPxcMlnOF9tz5A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1opsLl-005VEU-Rn; Tue, 01 Nov 2022 14:34:45 +0000 Received: from mail-pl1-x629.google.com ([2607:f8b0:4864:20::629]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1opsLj-005VCt-8T for linux-riscv@lists.infradead.org; Tue, 01 Nov 2022 14:34:44 +0000 Received: by mail-pl1-x629.google.com with SMTP id y4so13743839plb.2 for ; Tue, 01 Nov 2022 07:34:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=jJsChqBGie3cFdU1FUtHmROM/jqWZlrbypb++I7IKKJPkYbCZoBsjLSQhTaQzJuQ2k zmuKcvUh5y0F6ZdjbjL/ftB2DcmogbHoJEt+d5SW9tkgDUnypU2e8aei4oIPXKQ8loUt 10K8P7zzC7kvOICbqO36cLzFKDkn03Ts07yf2Kg68/8ij4gvkC+BTOyXlpOXIwNSrzeG bVrZNtYqq6ec+2OwW6EbjICE0OFv9DWZwXlph9DB1GPNx7Lm9quoUICbuVbqnh9PngLt xyLABXHqLJ/NjHpfKbvMWEIAEDEUnnyOq+E28LrvpiDeqmD8Lac5NbIIagvjsSMntE4Y M+Pg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=GBh16wlKK1pVBXMjv15TuW7j92X6+xaNPp74Ke5cwzg=; b=h5fzEmxYGr/IE9binZJJTU2mprzC6FTayswbJSRuiiRxSpmTJgXBKI+mvUZFvoPa8S jCQOoBor8kDrrlLmW5HJemB1ZrIO2roEH7GPVDaAFEOj5hdYFsjRl53FqETnJes1lP7O I8DfjcoYQSMOf2zJKRfafiC0emartY9r+wuChtRHq8JjTDFhq5sL1eWaqJvAWFVRaUaI LMigzQPrhz4ZHl7uNi7H3+HWYW/872ICkdVHk2SYgvKPUQMzzdEBsC2VLGm9zVSbr3Ci F0ixTwm5Llpi5DmJdYofkdTb0hr5ZzzuqVV6LxA7So+XvWaC3XUnRgk9A5x6VUM9kVb4 eQvg== X-Gm-Message-State: ACrzQf0aP2UiJGU++/aUcFrJr1QZHkDh9s9XUbbv8kSVSogPoDE0iKEL ih9kPC/7K5aDcE0lr0PgMcyb4Q== X-Google-Smtp-Source: AMsMyM4FZG9J7nRtYk9WmKM3HNvQ/QmMgcIsBeZvjmpAYhcElAOngsTTRdrro9BYzQ7ZQ9XpWam8Jw== X-Received: by 2002:a17:90b:2317:b0:213:26a3:246f with SMTP id mt23-20020a17090b231700b0021326a3246fmr21055967pjb.148.1667313281441; Tue, 01 Nov 2022 07:34:41 -0700 (PDT) Received: from anup-ubuntu64-vm.. ([171.76.80.52]) by smtp.gmail.com with ESMTPSA id o20-20020a170903009400b0018685aaf41dsm6449055pld.18.2022.11.01.07.34.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 01 Nov 2022 07:34:41 -0700 (PDT) From: Anup Patel To: Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Marc Zyngier , Daniel Lezcano Cc: Atish Patra , Alistair Francis , Anup Patel , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, Anup Patel , Atish Patra Subject: [PATCH v10 2/7] irqchip/riscv-intc: Allow drivers to directly discover INTC hwnode Date: Tue, 1 Nov 2022 20:03:55 +0530 Message-Id: <20221101143400.690000-3-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20221101143400.690000-1-apatel@ventanamicro.com> References: <20221101143400.690000-1-apatel@ventanamicro.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20221101_073443_318826_422C284C X-CRM114-Status: GOOD ( 11.97 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Various RISC-V drivers (such as SBI IPI, SBI Timer, SBI PMU, and KVM RISC-V) don't have associated DT node but these drivers need standard per-CPU (local) interrupts defined by the RISC-V privileged specification. We add riscv_get_intc_hwnode() in arch/riscv which allows RISC-V drivers not having DT node to discover INTC hwnode which in-turn helps these drivers to map per-CPU (local) interrupts provided by the INTC driver. Signed-off-by: Anup Patel Reviewed-by: Atish Patra --- arch/riscv/include/asm/irq.h | 4 ++++ arch/riscv/kernel/irq.c | 18 ++++++++++++++++++ drivers/irqchip/irq-riscv-intc.c | 7 +++++++ 3 files changed, 29 insertions(+) diff --git a/arch/riscv/include/asm/irq.h b/arch/riscv/include/asm/irq.h index e4c435509983..43b9ebfbd943 100644 --- a/arch/riscv/include/asm/irq.h +++ b/arch/riscv/include/asm/irq.h @@ -12,6 +12,10 @@ #include +void riscv_set_intc_hwnode_fn(struct fwnode_handle *(*fn)(void)); + +struct fwnode_handle *riscv_get_intc_hwnode(void); + extern void __init init_IRQ(void); #endif /* _ASM_RISCV_IRQ_H */ diff --git a/arch/riscv/kernel/irq.c b/arch/riscv/kernel/irq.c index 7207fa08d78f..96d3171f0ca1 100644 --- a/arch/riscv/kernel/irq.c +++ b/arch/riscv/kernel/irq.c @@ -7,9 +7,27 @@ #include #include +#include +#include #include #include +static struct fwnode_handle *(*__get_intc_node)(void); + +void riscv_set_intc_hwnode_fn(struct fwnode_handle *(*fn)(void)) +{ + __get_intc_node = fn; +} + +struct fwnode_handle *riscv_get_intc_hwnode(void) +{ + if (__get_intc_node) + return __get_intc_node(); + + return NULL; +} +EXPORT_SYMBOL_GPL(riscv_get_intc_hwnode); + int arch_show_interrupts(struct seq_file *p, int prec) { show_ipi_stats(p, prec); diff --git a/drivers/irqchip/irq-riscv-intc.c b/drivers/irqchip/irq-riscv-intc.c index 499e5f81b3fe..9066467e99e4 100644 --- a/drivers/irqchip/irq-riscv-intc.c +++ b/drivers/irqchip/irq-riscv-intc.c @@ -92,6 +92,11 @@ static const struct irq_domain_ops riscv_intc_domain_ops = { .xlate = irq_domain_xlate_onecell, }; +static struct fwnode_handle *riscv_intc_hwnode(void) +{ + return intc_domain->fwnode; +} + static int __init riscv_intc_init(struct device_node *node, struct device_node *parent) { @@ -126,6 +131,8 @@ static int __init riscv_intc_init(struct device_node *node, return rc; } + riscv_set_intc_hwnode_fn(riscv_intc_hwnode); + cpuhp_setup_state(CPUHP_AP_IRQ_RISCV_STARTING, "irqchip/riscv/intc:starting", riscv_intc_cpu_starting,