[-next,v20,04/26] riscv: Add new csr defines related to vector extension

From: Greentime Hu <greentime.hu@sifive.com>

From: Andy Chiu <andy.chiu@sifive.com>
To: linux-riscv@lists.infradead.org,
	palmer@dabbelt.com,
	anup@brainfault.org,
	atishp@atishpatra.org,
	kvm-riscv@lists.infradead.org,
	kvm@vger.kernel.org
Cc: vineetg@rivosinc.com,
	greentime.hu@sifive.com,
	guoren@linux.alibaba.com,
	Vincent Chen <vincent.chen@sifive.com>,
	Andy Chiu <andy.chiu@sifive.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	Anup Patel <apatel@ventanamicro.com>,
	Guo Ren <guoren@kernel.org>,
	Atish Patra <atishp@rivosinc.com>,
	Heiko Stuebner <heiko.stuebner@vrull.eu>
Subject: [PATCH -next v20 04/26] riscv: Add new csr defines related to vector
 extension
Date: Thu, 18 May 2023 16:19:27 +0000
Message-Id: <20230518161949.11203-5-andy.chiu@sifive.com>
In-Reply-To: <20230518161949.11203-1-andy.chiu@sifive.com>
References: <20230518161949.11203-1-andy.chiu@sifive.com>
Precedence: list
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: 
 linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org

Message ID	20230518161949.11203-5-andy.chiu@sifive.com (mailing list archive)
State	Superseded
Headers	show Return-Path: <linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org> From: Andy Chiu <andy.chiu@sifive.com> To: linux-riscv@lists.infradead.org, palmer@dabbelt.com, anup@brainfault.org, atishp@atishpatra.org, kvm-riscv@lists.infradead.org, kvm@vger.kernel.org Cc: vineetg@rivosinc.com, greentime.hu@sifive.com, guoren@linux.alibaba.com, Vincent Chen <vincent.chen@sifive.com>, Andy Chiu <andy.chiu@sifive.com>, Paul Walmsley <paul.walmsley@sifive.com>, Albert Ou <aou@eecs.berkeley.edu>, Anup Patel <apatel@ventanamicro.com>, Guo Ren <guoren@kernel.org>, Atish Patra <atishp@rivosinc.com>, Heiko Stuebner <heiko.stuebner@vrull.eu> Subject: [PATCH -next v20 04/26] riscv: Add new csr defines related to vector extension Date: Thu, 18 May 2023 16:19:27 +0000 Message-Id: <20230518161949.11203-5-andy.chiu@sifive.com> In-Reply-To: <20230518161949.11203-1-andy.chiu@sifive.com> References: <20230518161949.11203-1-andy.chiu@sifive.com> Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org> Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org
Series	riscv: Add vector ISA support \| expand [-next,v20,00/26] riscv: Add vector ISA support [-next,v20,01/26] riscv: Rename __switch_to_aux() -> fpu [-next,v20,02/26] riscv: Extending cpufeature.c to detect V-extension [-next,v20,03/26] riscv: hwprobe: Add support for probing V in RISCV_HWPROBE_KEY_IMA_EXT_0 [-next,v20,04/26] riscv: Add new csr defines related to vector extension [-next,v20,05/26] riscv: Clear vector regfile on bootup [-next,v20,06/26] riscv: Disable Vector Instructions for kernel itself [-next,v20,07/26] riscv: Introduce Vector enable/disable helpers [-next,v20,08/26] riscv: Introduce riscv_v_vsize to record size of Vector context [-next,v20,09/26] riscv: Introduce struct/helpers to save/restore per-task Vector state [-next,v20,10/26] riscv: Add task switch support for vector [-next,v20,11/26] riscv: Allocate user's vector context in the first-use trap [-next,v20,12/26] riscv: Add ptrace vector support [-next,v20,13/26] riscv: signal: check fp-reserved words unconditionally [-next,v20,14/26] riscv: signal: Add sigcontext save/restore for vector [-next,v20,15/26] riscv: signal: Report signal frame size to userspace via auxv [-next,v20,16/26] riscv: signal: validate altstack to reflect Vector [-next,v20,17/26] riscv: prevent stack corruption by reserving task_pt_regs(p) early [-next,v20,18/26] riscv: kvm: Add V extension to KVM ISA [-next,v20,19/26] riscv: KVM: Add vector lazy save/restore support [-next,v20,20/26] riscv: Add prctl controls for userspace vector management [-next,v20,21/26] riscv: Add sysctl to set the default vector rule for new processes [-next,v20,22/26] riscv: detect assembler support for .option arch [-next,v20,23/26] riscv: Enable Vector code to be built [-next,v20,24/26] riscv: Add documentation for Vector [-next,v20,25/26] selftests: Test RISC-V Vector prctl interface [-next,v20,26/26] selftests: add .gitignore file for RISC-V hwprobe

Context	Check	Description
conchuod/cover_letter	success	Series has a cover letter
conchuod/tree_selection	success	Guessed tree name to be for-next at HEAD ac9a78681b92
conchuod/fixes_present	success	Fixes tag not required for -next series
conchuod/maintainers_pattern	success	MAINTAINERS pattern errors before the patch: 6 and now 6
conchuod/verify_signedoff	success	Signed-off-by tag matches author and committer
conchuod/kdoc	success	Errors and warnings before: 0 this patch: 0
conchuod/build_rv64_clang_allmodconfig	success	Errors and warnings before: 2851 this patch: 2851
conchuod/module_param	success	Was 0 now: 0
conchuod/build_rv64_gcc_allmodconfig	fail	Errors and warnings before: 16382 this patch: 16383
conchuod/build_rv32_defconfig	success	Build OK
conchuod/dtb_warn_rv64	success	Errors and warnings before: 3 this patch: 3
conchuod/header_inline	success	No static functions without inline keyword in header files
conchuod/checkpatch	success	total: 0 errors, 0 warnings, 0 checks, 38 lines checked
conchuod/build_rv64_nommu_k210_defconfig	success	Build OK
conchuod/verify_fixes	success	No Fixes tag
conchuod/build_rv64_nommu_virt_defconfig	success	Build OK

[-next,v20,04/26] riscv: Add new csr defines related to vector extension

Checks

Commit Message

Patch