From patchwork Tue Dec 5 18:11:25 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Jones X-Patchwork-Id: 13480555 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D615CC10F09 for ; Tue, 5 Dec 2023 18:11:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=OjKgw28D8LE+ELMd5/wyGPkWxAm84CstwqKLWzpoWUE=; b=KDsMyz8KItD2LU lm6u1/LNs5VqPrsQvoudhT0g+lzA4gwAKMGhWuDq8YkrM8n+c6PHpK1ayl/G3eW3ezcuu22HkI3Xs IW5uViSPfiMCJ8Na8tj8p22CpNj0+xSTBOq2I/PdqkA4yiGqR2Z03vH7YYBN7Z9w9pTPUreN7MjFz qgTaheJP4evs+HkRdKqu3jSqaPcHSvAAuuNsE+5rROBtkf6bRuoLNpJEDue5Dl9fEvDiFwX2hFEWd snChHS1PpQqJp64oM3aNVRcZUe4AMMiBBdYYie75/gtMPUKE2sbdUFZQNHrQv9encmwDJ9Gsr3nsQ DXNtPfNkViYJsgudkfhQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rAZtQ-0086qP-2S; Tue, 05 Dec 2023 18:11:36 +0000 Received: from mail-ed1-x530.google.com ([2a00:1450:4864:20::530]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rAZtL-0086jO-13 for linux-riscv@lists.infradead.org; Tue, 05 Dec 2023 18:11:32 +0000 Received: by mail-ed1-x530.google.com with SMTP id 4fb4d7f45d1cf-54c77e0832cso4547480a12.0 for ; Tue, 05 Dec 2023 10:11:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1701799888; x=1702404688; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=K+DFFcTp04etP5qEBV+oMCDoh0Nw1FIaM7JsagU95aM=; b=NLIsiwtnBRT0Mp/E4EyMgpN64rOT0xXZkLrgPbaxrnTyTjlazDZ1VxwYn8cFs7jpmM UUES5WulWKACkMBhWR5w/lLgoW56raweFtD1CSxu/dDXwAB3uMG2CuTq80YMpbISw3+P e6+wgxTBvxE0gcUAWbMjXG6zOgj7Flk0SYsJTfZZXM5As/7emeF0gXds7FL2793ZMgqb ykkBtnkJSf4LYgAmISIDyFJdSbAMyt/JwEeI1KKEypRLo4VdRLoCCgwh9gSdc/tvO2IS lz1EviCV09e4Ycff/JfYAXng1BRbvd3+ynQeoGNNb/iA9r7wB620ouRinvrKJpV0IiEB WmFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1701799888; x=1702404688; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=K+DFFcTp04etP5qEBV+oMCDoh0Nw1FIaM7JsagU95aM=; b=I0gIMu46XR7NQP639Pgd+8bbmnSKUbiR1IwwECVIdrm7CcHoH12NK+6FIR7U72EVNu Qp/saCyvXJ6W3gZ/t5ej2ipCfaTJ7gPHF+XoUmPxM2PnNOTEq/Ssyfzvn55eCo+F6A0b 7eLanypC6MwLs5hSWnD7LOxN1Prk2hM/yqa5HtjODhUXwV6gHgv0wbRPVGYtdTwE3B6K uEEgIp1Z7/gzEaWRfWSS8tZdi2EUND43Om+bcvmVhBxotCGz/vzDAGjEBugGNSQXBQzm Sc3xAroAxxLxu7BDSnS7MS1VN8kRlveCy4GqC8Wg4133TGtrJk3ParxDF6BkYmps2Bqx eQ3g== X-Gm-Message-State: AOJu0YzUYZEFlEQPXRcWXS2m8wowF9iTnU9tXy+b7TmtKgSxbL1pYk4f QEl/ySznehGYk7+d8Cvbi7N9aw== X-Google-Smtp-Source: AGHT+IGr5fSSdThpNs74obX0RUm3H+OLXcfMO7A/g0x1VHDu9rgzchQ1BW6uNMLjYYP9prOf9ZDHoA== X-Received: by 2002:a17:907:c1f:b0:a19:a19b:c701 with SMTP id ga31-20020a1709070c1f00b00a19a19bc701mr5518056ejc.81.1701799888239; Tue, 05 Dec 2023 10:11:28 -0800 (PST) Received: from localhost (2001-1ae9-1c2-4c00-20f-c6b4-1e57-7965.ip6.tmcz.cz. [2001:1ae9:1c2:4c00:20f:c6b4:1e57:7965]) by smtp.gmail.com with ESMTPSA id i15-20020a1709063c4f00b00a1c8d243cf7sm1102361ejg.2.2023.12.05.10.11.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 05 Dec 2023 10:11:27 -0800 (PST) From: Andrew Jones To: kvm-riscv@lists.infradead.org, linux-riscv@lists.infradead.org, virtualization@lists.linux-foundation.org Cc: anup@brainfault.org, atishp@atishpatra.org, pbonzini@redhat.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, jgross@suse.com, srivatsa@csail.mit.edu, guoren@kernel.org Subject: [PATCH v1 05/14] RISC-V: KVM: Add SBI STA extension skeleton Date: Tue, 5 Dec 2023 19:11:25 +0100 Message-ID: <20231205181119.207204-21-ajones@ventanamicro.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20231205181119.207204-16-ajones@ventanamicro.com> References: <20231205181119.207204-16-ajones@ventanamicro.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231205_101131_361094_D420D917 X-CRM114-Status: GOOD ( 15.48 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add the files and functions needed to support the SBI STA (steal-time accounting) extension. In the next patches we'll complete the functions to fully enable SBI STA support. Signed-off-by: Andrew Jones --- arch/riscv/include/asm/kvm_vcpu_sbi.h | 1 + arch/riscv/include/uapi/asm/kvm.h | 1 + arch/riscv/kvm/Makefile | 1 + arch/riscv/kvm/vcpu_sbi.c | 4 +++ arch/riscv/kvm/vcpu_sbi_sta.c | 47 +++++++++++++++++++++++++++ 5 files changed, 54 insertions(+) create mode 100644 arch/riscv/kvm/vcpu_sbi_sta.c diff --git a/arch/riscv/include/asm/kvm_vcpu_sbi.h b/arch/riscv/include/asm/kvm_vcpu_sbi.h index bffda0ac59b6..99c23bb37a37 100644 --- a/arch/riscv/include/asm/kvm_vcpu_sbi.h +++ b/arch/riscv/include/asm/kvm_vcpu_sbi.h @@ -76,6 +76,7 @@ extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_rfence; extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_srst; extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_hsm; extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_dbcn; +extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_sta; extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_experimental; extern const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_vendor; diff --git a/arch/riscv/include/uapi/asm/kvm.h b/arch/riscv/include/uapi/asm/kvm.h index 909bd98220ee..85b979f7d2bd 100644 --- a/arch/riscv/include/uapi/asm/kvm.h +++ b/arch/riscv/include/uapi/asm/kvm.h @@ -184,6 +184,7 @@ enum KVM_RISCV_SBI_EXT_ID { KVM_RISCV_SBI_EXT_EXPERIMENTAL, KVM_RISCV_SBI_EXT_VENDOR, KVM_RISCV_SBI_EXT_DBCN, + KVM_RISCV_SBI_EXT_STA, KVM_RISCV_SBI_EXT_MAX, }; diff --git a/arch/riscv/kvm/Makefile b/arch/riscv/kvm/Makefile index 4c2067fc59fc..c9646521f113 100644 --- a/arch/riscv/kvm/Makefile +++ b/arch/riscv/kvm/Makefile @@ -26,6 +26,7 @@ kvm-$(CONFIG_RISCV_SBI_V01) += vcpu_sbi_v01.o kvm-y += vcpu_sbi_base.o kvm-y += vcpu_sbi_replace.o kvm-y += vcpu_sbi_hsm.o +kvm-y += vcpu_sbi_sta.o kvm-y += vcpu_timer.o kvm-$(CONFIG_RISCV_PMU_SBI) += vcpu_pmu.o vcpu_sbi_pmu.o kvm-y += aia.o diff --git a/arch/riscv/kvm/vcpu_sbi.c b/arch/riscv/kvm/vcpu_sbi.c index dcdff4458190..088daaa23dd8 100644 --- a/arch/riscv/kvm/vcpu_sbi.c +++ b/arch/riscv/kvm/vcpu_sbi.c @@ -70,6 +70,10 @@ static const struct kvm_riscv_sbi_extension_entry sbi_ext[] = { .ext_idx = KVM_RISCV_SBI_EXT_DBCN, .ext_ptr = &vcpu_sbi_ext_dbcn, }, + { + .ext_idx = KVM_RISCV_SBI_EXT_STA, + .ext_ptr = &vcpu_sbi_ext_sta, + }, { .ext_idx = KVM_RISCV_SBI_EXT_EXPERIMENTAL, .ext_ptr = &vcpu_sbi_ext_experimental, diff --git a/arch/riscv/kvm/vcpu_sbi_sta.c b/arch/riscv/kvm/vcpu_sbi_sta.c new file mode 100644 index 000000000000..839911dcd837 --- /dev/null +++ b/arch/riscv/kvm/vcpu_sbi_sta.c @@ -0,0 +1,47 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2023 Ventana Micro Systems Inc. + */ + +#include + +#include +#include + +static int kvm_sbi_sta_steal_time_set_shmem(struct kvm_vcpu *vcpu) +{ + return SBI_ERR_FAILURE; +} + +static int kvm_sbi_ext_sta_handler(struct kvm_vcpu *vcpu, struct kvm_run *run, + struct kvm_vcpu_sbi_return *retdata) +{ + struct kvm_cpu_context *cp = &vcpu->arch.guest_context; + unsigned long funcid = cp->a6; + int ret; + + switch (funcid) { + case SBI_EXT_STA_STEAL_TIME_SET_SHMEM: + ret = kvm_sbi_sta_steal_time_set_shmem(vcpu); + break; + default: + ret = SBI_ERR_NOT_SUPPORTED; + break; + } + + retdata->err_val = ret; + + return 0; +} + +static unsigned long kvm_sbi_ext_sta_probe(struct kvm_vcpu *vcpu) +{ + return 0; +} + +const struct kvm_vcpu_sbi_extension vcpu_sbi_ext_sta = { + .extid_start = SBI_EXT_STA, + .extid_end = SBI_EXT_STA, + .handler = kvm_sbi_ext_sta_handler, + .probe = kvm_sbi_ext_sta_probe, +};