From patchwork Wed Dec 6 11:49:56 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sia Jee Heng X-Patchwork-Id: 13481674 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5D2FEC10DCE for ; Wed, 6 Dec 2023 11:51:58 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=1fHTSrK/00AxEeMtBnArTDJ3MlQJAN2BmHj8wtDDv/I=; b=LAVjz30OL+EguM EHhhIvCzoi2UgjEYpLLWoI9CDUOhBg3KE/SJT7Oegd+jgJt6WL/qPnucsVZ8LJJgkjGJBYjmYn/WM Oyo3U/DmTnJ8WJyVdFRBHZaULBLZZGwDXaM8Fm3S2LgwFb4UUnZc9tLq6+Z26mtMmNVYMiklvoXFj 4WBfgbycquHnUWuoX9Mi8+lOjNj28VB2APLubFeYH2iEoxXCMoHN1QpGnEE4Hc5iLGP3kaVz5PGGg jFFcHcQHkcWmKE3JIEXfTSTwD5llCaktd34v7R/YO4Sl+HNf1pg8bfNEFj1+fLF6qrAV8NUOeQPBG 5qC3hZHkfwBnr5jcA2qg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rAqRW-00A9ju-0D; Wed, 06 Dec 2023 11:51:54 +0000 Received: from ex01.ufhost.com ([61.152.239.75]) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rAqRS-00A9VQ-29 for linux-riscv@lists.infradead.org; Wed, 06 Dec 2023 11:51:52 +0000 Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 253EB24E317; Wed, 6 Dec 2023 19:51:50 +0800 (CST) Received: from EXMBX066.cuchost.com (172.16.7.66) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 6 Dec 2023 19:51:50 +0800 Received: from jsia-virtual-machine.localdomain (175.136.135.142) by EXMBX066.cuchost.com (172.16.6.66) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 6 Dec 2023 19:51:43 +0800 From: Sia Jee Heng To: , , , , , , , , , , , , CC: , , , , , Subject: [PATCH v1 12/16] clk: starfive: Add JH8100 System-South-West clock generator driver Date: Wed, 6 Dec 2023 19:49:56 +0800 Message-ID: <20231206115000.295825-13-jeeheng.sia@starfivetech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231206115000.295825-1-jeeheng.sia@starfivetech.com> References: <20231206115000.295825-1-jeeheng.sia@starfivetech.com> MIME-Version: 1.0 X-Originating-IP: [175.136.135.142] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX066.cuchost.com (172.16.6.66) X-YovoleRuleAgent: yovoleflag X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231206_035151_005231_59D725BD X-CRM114-Status: GOOD ( 18.39 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add support for JH8100 System-South-West clock generator. Signed-off-by: Sia Jee Heng Reviewed-by: Ley Foon Tan --- drivers/clk/starfive/Kconfig | 8 ++ drivers/clk/starfive/jh8100/Makefile | 1 + drivers/clk/starfive/jh8100/clk-sys-sw.c | 136 +++++++++++++++++++++++ 3 files changed, 145 insertions(+) create mode 100644 drivers/clk/starfive/jh8100/clk-sys-sw.c diff --git a/drivers/clk/starfive/Kconfig b/drivers/clk/starfive/Kconfig index acd530c3897b..2d8a1e0fae8a 100644 --- a/drivers/clk/starfive/Kconfig +++ b/drivers/clk/starfive/Kconfig @@ -97,3 +97,11 @@ config CLK_STARFIVE_JH8100_SYS_NE help Say yes here to support the System-North-East clock controller on the StarFive JH8100 SoC. + +config CLK_STARFIVE_JH8100_SYS_SW + bool "StarFive JH8100 System-South-West clock support" + depends on CLK_STARFIVE_JH8100_SYS + default ARCH_STARFIVE + help + Say yes here to support the System-South-West clock controller on the StarFive JH8100 + SoC. diff --git a/drivers/clk/starfive/jh8100/Makefile b/drivers/clk/starfive/jh8100/Makefile index 164c1d55b97c..5c14bff5c541 100644 --- a/drivers/clk/starfive/jh8100/Makefile +++ b/drivers/clk/starfive/jh8100/Makefile @@ -3,3 +3,4 @@ obj-$(CONFIG_CLK_STARFIVE_JH8100_SYS) += clk-sys.o obj-$(CONFIG_CLK_STARFIVE_JH8100_SYS_NW) += clk-sys-nw.o obj-$(CONFIG_CLK_STARFIVE_JH8100_SYS_NE) += clk-sys-ne.o +obj-$(CONFIG_CLK_STARFIVE_JH8100_SYS_SW) += clk-sys-sw.o diff --git a/drivers/clk/starfive/jh8100/clk-sys-sw.c b/drivers/clk/starfive/jh8100/clk-sys-sw.c new file mode 100644 index 000000000000..d88dd8741b5d --- /dev/null +++ b/drivers/clk/starfive/jh8100/clk-sys-sw.c @@ -0,0 +1,136 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * StarFive JH8100 System Clock Driver + * + * Copyright (C) 2023 StarFive Technology Co., Ltd. + * + * Author: Jee Heng Sia + * + */ + +#include +#include +#include +#include +#include + +#include + +#include "clk-starfive-jh8100.h" + +/* external clocks */ +#define SYSCRG_SW_CLK_APB_BUS (SYSCRG_SW_CLK_END + 0) +#define SYSCRG_SW_CLK_VDEC_ROOT (SYSCRG_SW_CLK_END + 1) +#define SYSCRG_SW_CLK_FLEXNOC1 (SYSCRG_SW_CLK_END + 2) + +static const struct starfive_clk_data jh8100_syscrg_sw_clk_data[] = { + /* jpeg */ + STARFIVE__DIV(SYSCRG_SW_CLK_JPEG_AXI, "sys_sw_clk_jpeg_axi", 20, + SYSCRG_SW_CLK_VDEC_ROOT), + STARFIVE_GATE(SYSCRG_SW_CLK_VC9000DJ_AXI, "sys_sw_clk_vc9000dj_axi", + CLK_IGNORE_UNUSED, SYSCRG_SW_CLK_JPEG_AXI), + STARFIVE_GDIV(SYSCRG_SW_CLK_VC9000DJ_VDEC, "sys_sw_clk_vc9000dj_vdec", + CLK_IGNORE_UNUSED, 40, SYSCRG_SW_CLK_VDEC_ROOT), + STARFIVE_GATE(SYSCRG_SW_CLK_VC9000DJ_APB, "sys_sw_clk_vc9000dj_apb", + CLK_IGNORE_UNUSED, SYSCRG_SW_CLK_APB_BUS), + /* video dec */ + STARFIVE__DIV(SYSCRG_SW_CLK_VDEC_AXI, "sys_sw_clk_vdec_axi", 20, + SYSCRG_SW_CLK_VDEC_ROOT), + STARFIVE_GATE(SYSCRG_SW_CLK_VC9000D_AXI, "sys_sw_clk_vc9000d_axi", CLK_IGNORE_UNUSED, + SYSCRG_SW_CLK_VDEC_AXI), + STARFIVE_GDIV(SYSCRG_SW_CLK_VC9000D_VDEC, "sys_sw_clk_vc9000d_vdec", + CLK_IGNORE_UNUSED, 40, SYSCRG_SW_CLK_FLEXNOC1), + STARFIVE_GATE(SYSCRG_SW_CLK_VC9000D_APB, "sys_sw_clk_vc9000d_apb", CLK_IGNORE_UNUSED, + SYSCRG_SW_CLK_APB_BUS), + /* icg_en */ + STARFIVE_GATE(SYSCRG_SW_CLK_JPEG_ICG_EN, "sys_sw_clk_jpeg_en", 0, + SYSCRG_SW_CLK_VDEC_ROOT), + STARFIVE_GATE(SYSCRG_SW_CLK_VDEC_ICG_EN, "sys_sw_clk_vdec_en", 0, + SYSCRG_SW_CLK_VDEC_AXI), +}; + +static struct clk_hw *jh8100_syscrg_sw_clk_get(struct of_phandle_args *clkspec, void *data) +{ + struct starfive_clk_priv *priv = data; + unsigned int idx = clkspec->args[0]; + + if (idx < SYSCRG_SW_CLK_END) + return &priv->reg[idx].hw; + + return ERR_PTR(-EINVAL); +} + +static int jh8100_syscrg_sw_probe(struct platform_device *pdev) +{ + struct starfive_clk_priv *priv; + unsigned int idx; + int ret; + + priv = devm_kzalloc(&pdev->dev, + struct_size(priv, reg, SYSCRG_SW_CLK_END), + GFP_KERNEL); + if (!priv) + return -ENOMEM; + + spin_lock_init(&priv->rmw_lock); + priv->dev = &pdev->dev; + priv->base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(priv->base)) + return PTR_ERR(priv->base); + + for (idx = 0; idx < SYSCRG_SW_CLK_END; idx++) { + u32 max = jh8100_syscrg_sw_clk_data[idx].max; + struct clk_parent_data parents[4] = {}; + struct clk_init_data init = { + .name = jh8100_syscrg_sw_clk_data[idx].name, + .ops = starfive_clk_ops(max), + .parent_data = parents, + .num_parents = + ((max & STARFIVE_CLK_MUX_MASK) >> STARFIVE_CLK_MUX_SHIFT) + 1, + .flags = jh8100_syscrg_sw_clk_data[idx].flags, + }; + struct starfive_clk *clk = &priv->reg[idx]; + unsigned int i; + + for (i = 0; i < init.num_parents; i++) { + unsigned int pidx = jh8100_syscrg_sw_clk_data[idx].parents[i]; + + if (pidx < SYSCRG_SW_CLK_END) + parents[i].hw = &priv->reg[pidx].hw; + else if (pidx == SYSCRG_SW_CLK_APB_BUS) + parents[i].fw_name = "sys_clk_apb_bus"; + else if (pidx == SYSCRG_SW_CLK_VDEC_ROOT) + parents[i].fw_name = "sys_clk_vdec_root"; + else if (pidx == SYSCRG_SW_CLK_FLEXNOC1) + parents[i].fw_name = "sys_clk_flexnoc1"; + } + + clk->hw.init = &init; + clk->idx = idx; + clk->max_div = max & STARFIVE_CLK_DIV_MASK; + + ret = devm_clk_hw_register(&pdev->dev, &clk->hw); + if (ret) + return ret; + } + + ret = devm_of_clk_add_hw_provider(&pdev->dev, jh8100_syscrg_sw_clk_get, priv); + if (ret) + return ret; + + return jh8100_reset_controller_register(priv, "rst-sys-sw", 3); +} + +static const struct of_device_id jh8100_syscrg_sw_match[] = { + { .compatible = "starfive,jh8100-syscrg-sw" }, + { /* sentinel */ } +}; + +static struct platform_driver jh8100_syscrg_sw_driver = { + .driver = { + .name = "clk-starfive-jh8100-sys-sw", + .of_match_table = jh8100_syscrg_sw_match, + .suppress_bind_attrs = true, + }, +}; +builtin_platform_driver_probe(jh8100_syscrg_sw_driver, jh8100_syscrg_sw_probe);