From patchwork Wed Jan 10 16:35:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Drew Fustini X-Patchwork-Id: 13516302 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B4652C4707B for ; Wed, 10 Jan 2024 16:36:13 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=nPSTr5ezhJddYMD0XqmYcoNuSCz/YqS+nEemPaBpO+U=; b=FHq8nVwNllIqSo qENd3OBlrD8zRQ4CEbqBoxn8I8TW7Q++YbNfAIdKk5BPBXlrePeHFBOcsimNeiRMaUZZ/iz4kpCC4 dA0/diXGhAzoGPJGEmntobYcsOihVeShZJ1m1n+hOlH4Iv31NiQlYjHrcE1gaFaaCR26cqlJS3zLT sS71zXg5vb+47mM6aSMuQBrwwm5smKmoRG1Yf0Jux0MB0Ci1CmV2M9+vHWHuz9qKNxt6mW83bP9BH ArD64zKiDjX/dPs7nhkL+TxEckGo+iYtarEo7RCFkhbu3/YJl9A5nyGEQEkN8/JR9GcXEy9niWwfd snmcOeu1qXPbXVnMYDBA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rNbYh-00CwMG-14; Wed, 10 Jan 2024 16:36:03 +0000 Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rNbYe-00CwLE-13 for linux-riscv@lists.infradead.org; Wed, 10 Jan 2024 16:36:01 +0000 Received: by mail-pl1-x630.google.com with SMTP id d9443c01a7336-1d4ca2fd2fbso22165325ad.2 for ; Wed, 10 Jan 2024 08:35:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tenstorrent.com; s=google; t=1704904558; x=1705509358; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=QD1dVdUukFSGWgOm+8YErUh8UR6nSG5y/Y+Z803DKGA=; b=IONdrE/2BVYZcty8vVEqDnn0KsIKXfsC8khU50Ln7DU5f/jtwHVdpOCtIU8sThG/r1 uugfDoALsoiWmqtOd5P0I0tM1shwxjEbOV/An75G3Bf6JdpnuDDu0UpHzDHBTNESX6Fs zyQkMSD+5g3YRbY8Jo8AOZqTtQeXxeuUqFNz5FcIxlfh5B11nFHH5rDBxTieuZPzqHIm 32VSastWCX93aAn6iEfPlYwM1XbD2Jg927MTrPXEDK9pLzPdc/A59KnkEfWaniyPnhGb EybvJxnl43HVmJInggqiaoowIGbZXJVaC9qncbL/ErxNk4wQg0Ir7rEazTtomlpMc17b MAtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1704904558; x=1705509358; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QD1dVdUukFSGWgOm+8YErUh8UR6nSG5y/Y+Z803DKGA=; b=Ir/fLg0XDM8IGxReeuxNS8HbM1NIRLqr5eLuJu34TQoD0CvxkiH6Of6fYF48kQT+ll kFSKu5swiclsW0M4miHSoePyuvxp1m3Yrg3mtDPGhBUmcr6Pnxb/7Z8DXS6za23RJWaJ tO3hpg8vU3pWgPs+sdY2SorIHCrlDGijTR2cbDDaCELxEo8MYkCKJolp/bMQmfFzUHN4 +ewzdmcs71uqr3aLXGsD3TxDzAQnXVbEU5dFvuA3DRiAZ+8NaCdV0CC9nmDCw1Si7Ksn Mz5duTsMpiq54Aa7tr4L9hguXNQ2ZBIpYtrtOGljMgo+8zqazXxfYvHtXfNip+wF3nNl nrQQ== X-Gm-Message-State: AOJu0YzwXPP3otPQwfWXBn7wUUqb806LUhCQEVWc8PNb5165l4W56vtr vUls9CXiWbHVb5Pc4UmSv2PVgAbmmpBh5w== X-Google-Smtp-Source: AGHT+IGJrbgz90idf6ne3m+6HdkkkJnFmYsOcpLxtQWQ01bboj/iLz1TgTJ7i0nyibr1AtoLTx8lag== X-Received: by 2002:a17:903:2347:b0:1d4:672f:1f30 with SMTP id c7-20020a170903234700b001d4672f1f30mr1000762plh.78.1704904558271; Wed, 10 Jan 2024 08:35:58 -0800 (PST) Received: from [127.0.1.1] ([2601:1c2:1800:f680:858a:4f95:cb29:907c]) by smtp.gmail.com with ESMTPSA id p20-20020a170903249400b001d4b5e444d2sm3872265plw.48.2024.01.10.08.35.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Jan 2024 08:35:57 -0800 (PST) From: Drew Fustini Date: Wed, 10 Jan 2024 08:35:15 -0800 Subject: [PATCH RFC 1/3] dt-bindings: clock: Add T-Head TH1520 AP clock definitions MIME-Version: 1.0 Message-Id: <20240110-clk-th1520-v1-1-8b0682567984@tenstorrent.com> References: <20240110-clk-th1520-v1-0-8b0682567984@tenstorrent.com> In-Reply-To: <20240110-clk-th1520-v1-0-8b0682567984@tenstorrent.com> To: Jisheng Zhang , Guo Ren , Fu Wei , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Yangtao Li Cc: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Emil Renner Berthing , Han Gao , Xi Ruoyao , Robert Nelson , Jason Kridner , Drew Fustini , Drew Fustini X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1704904555; l=3682; i=dfustini@tenstorrent.com; s=20230430; h=from:subject:message-id; bh=E//ielryYS+ZFfSnl5vU4Bgc/qxt3Y3UKPop02QmMe0=; b=XrvAv/aJBCEJ3XXSMhsaJJUaq9SmldPahW0QtrfRKG9ut/+o2bqXqDv9j8TwCokjQLACA66m/ Dj+eFtCnHhLAPp6nOcuyFi9OK6IaByhRC8G84zPU2/iuAsjRoaSGhJ0 X-Developer-Key: i=dfustini@tenstorrent.com; a=ed25519; pk=p3GKE9XFmjhwAayAHG4U108yag7V8xQVd4zJLdW0g7g= X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240110_083600_371491_88ED1280 X-CRM114-Status: GOOD ( 11.37 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Yangtao Li Add the clock definitions for T-Head TH1520 AP sub-system. Link: https://openbeagle.org/beaglev-ahead/beaglev-ahead/-/blob/main/docs/TH1520%20System%20User%20Manual.pdf Signed-off-by: Yangtao Li [fixed duplicate number for CLK_NPU and CLK_NPU_AXI] [revised commit description] Signed-off-by: Drew Fustini --- MAINTAINERS | 1 + include/dt-bindings/clock/thead,th1520-clk.h | 96 ++++++++++++++++++++++++++++ 2 files changed, 97 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index bcacd665f259..a52dbf3c5606 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -18857,6 +18857,7 @@ M: Fu Wei L: linux-riscv@lists.infradead.org S: Maintained F: arch/riscv/boot/dts/thead/ +F: include/dt-bindings/clock/thead,th1520-clk.h RNBD BLOCK DRIVERS M: Md. Haris Iqbal diff --git a/include/dt-bindings/clock/thead,th1520-clk.h b/include/dt-bindings/clock/thead,th1520-clk.h new file mode 100644 index 000000000000..d0d1ab1e672a --- /dev/null +++ b/include/dt-bindings/clock/thead,th1520-clk.h @@ -0,0 +1,96 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (C) 2023 Vivo Communication Technology Co. Ltd. + * Authors: Yangtao Li + */ + +#ifndef _DT_BINDINGS_CLK_TH1520_H_ +#define _DT_BINDINGS_CLK_TH1520_H_ + +#define CLK_CPU_PLL0 0 +#define CLK_CPU_PLL1 1 +#define CLK_GMAC_PLL 2 +#define CLK_VIDEO_PLL 3 +#define CLK_DPU0_PLL 4 +#define CLK_DPU1_PLL 5 +#define CLK_TEE_PLL 6 +#define CLK_C910_I0 7 +#define CLK_C910 8 +#define CLK_BROM 9 +#define CLK_BMU 10 +#define CLK_AHB2_CPUSYS_HCLK 11 +#define CLK_APB3_CPUSYS_PCLK 12 +#define CLK_AXI4_CPUSYS2_ACLK 13 +#define CLK_AON2CPU_A2X 14 +#define CLK_X2X_CPUSYS 15 +#define CLK_AXI_ACLK 16 +#define CLK_CPU2AON_X2H 17 +#define CLK_PERI_AHB_HCLK 18 +#define CLK_CPU2PERI_X2H 19 +#define CLK_PERI_APB_PCLK 20 +#define CLK_PERI2APB_PCLK 21 +#define CLK_PERI_APB1_HCLK 22 +#define CLK_PERI_APB2_HCLK 23 +#define CLK_PERI_APB3_HCLK 24 +#define CLK_PERI_APB4_HCLK 25 +#define CLK_OSC12M 26 +#define CLK_OUT1 27 +#define CLK_OUT2 28 +#define CLK_OUT3 29 +#define CLK_OUT4 30 +#define CLK_APB_PCLK 31 +#define CLK_NPU 32 +#define CLK_NPU_AXI 33 +#define CLK_VI 34 +#define CLK_VI_AHB 35 +#define CLK_VO_AXI 36 +#define CLK_VP_APB 37 +#define CLK_VP_AXI 38 +#define CLK_CPU2VP 39 +#define CLK_VENC 40 +#define CLK_DPU0 41 +#define CLK_DPU1 42 +#define CLK_EMMC_SDIO 43 +#define CLK_GMAC1 44 +#define CLK_PADCTRL1 45 +#define CLK_DSMART 46 +#define CLK_PADCTRL0 47 +#define CLK_GMAC_AXI 48 +#define CLK_GPIO3 49 +#define CLK_GMAC0 50 +#define CLK_PWM 51 +#define CLK_QSPI0 52 +#define CLK_QSPI1 53 +#define CLK_SPI 54 +#define CLK_UART0_PCLK 55 +#define CLK_UART1_PCLK 56 +#define CLK_UART2_PCLK 57 +#define CLK_UART3_PCLK 58 +#define CLK_UART4_PCLK 59 +#define CLK_UART5_PCLK 60 +#define CLK_GPIO0 61 +#define CLK_GPIO1 62 +#define CLK_GPIO2 63 +#define CLK_I2C0 64 +#define CLK_I2C1 65 +#define CLK_I2C2 66 +#define CLK_I2C3 67 +#define CLK_I2C4 68 +#define CLK_I2C5 69 +#define CLK_SPINLOCK 70 +#define CLK_DMA 71 +#define CLK_MBOX0 72 +#define CLK_MBOX1 73 +#define CLK_MBOX2 74 +#define CLK_MBOX3 75 +#define CLK_WDT0 76 +#define CLK_WDT1 77 +#define CLK_TIMER0 78 +#define CLK_TIMER1 79 +#define CLK_SRAM0 80 +#define CLK_SRAM1 81 +#define CLK_SRAM2 82 +#define CLK_SRAM3 83 +#define CLK_PLL_GMAC_100M 84 +#define CLK_UART_SCLK 85 +#endif