From patchwork Fri Jun 9 19:55:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jason Gunthorpe X-Patchwork-Id: 13274352 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3347AC7EE45 for ; Fri, 9 Jun 2023 19:58:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=YDTW30+TxVcG2TG4o1I1aMxA92yj6YTbAuDVofAgFiE=; b=aXAmUo70Hn8gjE FlhsF7BNVVKumpaZZEcaNSiT+vyDSgWZRHioPiHY5aG9+EAB5qrKptABPQjKeLCLtAyuUHPo6Gnon WvsECrDhy/hOijYuAEyY7/4w38fNimUQhY+1UFSYc1gXU7YEUfD17rqzB7Mqo5mzUzFsTvdNgztpO etwhWmQk9nQ4hEbgf7lFrU1xA8UKWeLtqcSZPWOP4mW6JuuxsOXDeltKGQp90wuH59lRtSxCH1d7a 5JrPZR1sBBjMzTFYFu7SYjz9jArSpXCEftyTAwrIAIAqh/Z4FIletwnX8nZedkAWL5+Rj403z6ILJ EAJm3q8jAcJktN4Y0sBw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q7iFF-00E5wU-2Y; Fri, 09 Jun 2023 19:58:01 +0000 Received: from mail-dm6nam12on20611.outbound.protection.outlook.com ([2a01:111:f400:fe59::611] helo=NAM12-DM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q7iDn-00E4TN-1L; Fri, 09 Jun 2023 19:56:37 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=djXjuhXFgMVKlm3zBiPNM/IiaargOImBS7AS4kCB1+1KYLN8Fm0Hj+tXnjFtoid+7KkwldxUM8j2pCETv/KphilYUktiUcGRoo5GQqcsNKtYjDcDA6muGyPsLRorRjhD/k9gozKJpZHcXn/NiuUJQgkyl52YkIpzjvfx4AJ3siHDn/LbYeNNuu8VOD+RmqJMND+6zRj4Th9xVAAAgCYFHob7IROwCaAUhGvwL3Yj2ra5mPHLBJOtqgo1oEWlRwWpuKB6nVJhoZp/6t+3PXGlgUJW9ajXD2aRkDCHwDdR35s5bEq79c6f0nHEGpIhwzR9DtcwXdHq6Ht00bujlR7AGg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=tVBRMJorZVWVwH1iiXJNhZX5c9rwj6aTVJimBlNtVR8=; b=gZ80wi9DAuGQe4TwxARpEZHUXji2opI/91b9IedEKAa1sD7Xc1BiSTBLWykNob5S+EzPY19nBqitosFjzU8Q24MfwlEc5uGfgnP4Wxs4n3TisNshAMzfzN3gDkPaV9C7jDId26B4FtUNrlhjWvMs4WLUS/b3Un1OG0TKQdc4H4T3Qokd6BK78v03gckq0LFkg699M6p7ColHav7BqPE/FKkRoy2QgFCcgpuexQ6Fwkn3sbjvfI8gSBAQ1kDkIarTkqY/hUomsJUmzhjZOyhDawBw7GHGH3GL93K+8ZuAK2Yas6ER09hfSNpozPwhTFib6iNf4GI/MG0zaN6r1ddBVg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tVBRMJorZVWVwH1iiXJNhZX5c9rwj6aTVJimBlNtVR8=; b=GgNESbXdUEOk+uYroZknSkvOCBfoc9Pkcs8JLBJguAf1nwwsml1M4qkIQM5t+ACOg1Xa5Wrihdm3SLd1VB/gbjm17oKQF7Av0x4tthtULtumYgOYL9xeF5K6Zw0IVD+xyHaz2BKqlpY3k/jC1wH1oH6aF/Vpi1h/0hwUgOnQZ0IhxNYFDkTf7hfGCpmJIJ+AaIr4KEUJ9RgRxP8M/6qYpiT9Y1O+DXJl/pt7raB+uuwH0+PXiZKPheGzh+7R/0HdImdaMsLBOdBMNUBcd0aQEpAHpcMGWvW6AhNg3maDNDl4hU0fNc9cyZMwFLCTLyQ4cfXBm4H6kp+sGC+OYg0nFw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nvidia.com; Received: from LV2PR12MB5869.namprd12.prod.outlook.com (2603:10b6:408:176::16) by MN0PR12MB5785.namprd12.prod.outlook.com (2603:10b6:208:374::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6455.36; Fri, 9 Jun 2023 19:56:23 +0000 Received: from LV2PR12MB5869.namprd12.prod.outlook.com ([fe80::f7a7:a561:87e9:5fab]) by LV2PR12MB5869.namprd12.prod.outlook.com ([fe80::f7a7:a561:87e9:5fab%6]) with mapi id 15.20.6455.030; Fri, 9 Jun 2023 19:56:23 +0000 From: Jason Gunthorpe To: Andy Gross , Alim Akhtar , Bjorn Andersson , AngeloGioacchino Del Regno , Baolin Wang , Christophe Leroy , Gerald Schaefer , Heiko Stuebner , iommu@lists.linux.dev, Jernej Skrabec , Jonathan Hunter , Joerg Roedel , Kevin Tian , Konrad Dybcio , Krzysztof Kozlowski , linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-s390@vger.kernel.org, linux-samsung-soc@vger.kernel.org, linux-sunxi@lists.linux.dev, linux-tegra@vger.kernel.org, Russell King , linuxppc-dev@lists.ozlabs.org, Matthias Brugger , Matthew Rosato , Michael Ellerman , Nicholas Piggin , Orson Zhai , Rob Clark , Robin Murphy , Samuel Holland , Thierry Reding , Krishna Reddy , Chen-Yu Tsai , Will Deacon , Yong Wu , Chunyan Zhang Cc: Lu Baolu , Dmitry Osipenko , Marek Szyprowski , Nicolin Chen , Niklas Schnelle , Steven Price , Thierry Reding Subject: [PATCH v3 00/25] iommu: Make default_domain's mandatory Date: Fri, 9 Jun 2023 16:55:48 -0300 Message-Id: <0-v3-89830a6c7841+43d-iommu_all_defdom_jgg@nvidia.com> X-ClientProxiedBy: SJ0PR03CA0383.namprd03.prod.outlook.com (2603:10b6:a03:3a1::28) To LV2PR12MB5869.namprd12.prod.outlook.com (2603:10b6:408:176::16) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: LV2PR12MB5869:EE_|MN0PR12MB5785:EE_ X-MS-Office365-Filtering-Correlation-Id: 202ad62d-1743-4829-b59d-08db69239841 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: taYEzt2Bwu2dFAlvpekVpEVgq4noiGyHtS+ecz5vPkW2Fvrx9CxZ+VuVMLvE+D8hhLvCW8tJ3OJKnKHP25j0GSWUWV5Vte/xa3Hf2PUHHjXFMiB01KY1fRj6AIDhT7+EIwNsoklAvc2jWdXkYOdDmXrmTAIRRE+QykcrFFs4XOqq+XwK/3hvwhUkUV0Zb5b9eVouHJor5Artmob3ECL8kapRwF3bIa2IeWkCk02UEsGXD1OtNHipnja7drb4f5SguUnfBn4j7bmmQI/kPbp3MXMb4VzoY+XRRusr6dG4lZNkCQqdbnWbV2l/z6ANGHTLzXn5sxj0REUV4jPvAMELxdurdpTbcbxOiMI/J7butqYkQl5OlT6KncLrHkbR/cDqavvFBlVM/dsyjF2kP4hR2tad9oLCOyt+NjNGWMM8MlOYmCv3Ti+GTrPl/NzmX6XCC/+3QIY3Wta3KSuTRvvN+Pf0U1P/9wMpIOxpQUlcbGKMPNE1ZF6h1/kn+knKKaXjeu9uikZxOMvoJ5cHrLwh0YPBH0d6W7KOnsgQ5xZJhjnceWtUiPBtOHwLkdSqG+KWAHmYFbMrOp2u+KAEt5YZTby8j0+lzfCqKb9FkNz3HdmBzUw6VnOBiGKQVWtqKsdDjGHwxAqlA6WU4ZGsQJE1VcSIueZQHBXpJp6btuSzhR+fpKkvjEu/2rC+w/VEv6EFLeDAEo8WTyMLVFQws3v7Xw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:LV2PR12MB5869.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(396003)(136003)(39860400002)(346002)(366004)(376002)(451199021)(83380400001)(7416002)(966005)(7406005)(110136005)(478600001)(8676002)(8936002)(4326008)(86362001)(66476007)(66946007)(921005)(66556008)(5660300002)(38100700002)(41300700001)(316002)(6666004)(6486002)(36756003)(2906002)(54906003)(6512007)(107886003)(186003)(26005)(6506007)(2616005)(4216001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: /oAYf8q0S/V49uIJQ/1AG+/YPcYkuq83RNZvDb0Q5jajgBKNcGqWH1tQ/9BgjKAfIxpd6+pAbWot/o59jWb9tV2hFrCmR0czj7mg8t2IhmZ6nSIXYWbXZZ/tW6faIjmbIG7C+dnhegmM/KhKY1WRljEJ3fRz8aXdSZi+0V76MDP3jiXrT1LrxxXrXdk9c1IJZ4MdSxigsTh/tluErjnfH9/S6wE5ikhtvctu8h5ghkPHMZxEL0uzBjAZnyPbzhvUu8+80D6QtBxEhTit9MPvtZS5BBUKUgkRcT6UWLifENAMXSlDyKy3AYc+W0BFRs/aa4QRkSXZqLejv/uUtgUN6XfB4Fx8v0xpdocsOfV94L5PFyEWcQ1dq55CePLkBdcKMHIrKIBsgR0dCkyFCIilFrSDk6iqhU8+5hTYIQTr9xANykkwINO6cm+vZZThzSakUZAGN+lNbOuVSmvkD8PYJRywhaiODmSuZlh5j8ITLJi3RvpSxQqCeN1vfl3x53U42lldPXHHR02wiQB0PfN44MhZcdiMwOqW6lGdEesqBhErsCvdERdDRCWcGwBjN894D6NDSkdxv7RMbFPN14N3cvsfvTAAa9qcTloH/cf5pxi7rZpU5fiEVHzrPYJdkvDdfVMUIJQDz5ZRpFtv8KyslMVjAXB+/QCet5XnquY1yokK7i+6vwL8h4jXkJRIKecZeMI1xMRzHGyqujiMvY0Z1zjyE1iIkdwsPgJmD5pijwMHrPNr4epQGr2X4T6ZnVipRCBaSH28mCxPyxpxezAak0lgJyIA2ECpIHv2yB2JOreRZPsZI4OzUrvQOdPqZJ5BoghNN3TGIFEgVVN0q+XmsAPX+b8SmvUWkBLVFn7wAYshQ4zEPF2vwCcNaZ/o5efz1PWZdY8XeZ0NOsqhB78wVKsXli0j9GX3YfLg8g80QtGvm7hYnjQf2APLPIQrddNQaUuSU4Q9W5lWt4uYMxITEXtojYMQHDFhJHoXhTftDQrCyCB9sMcl7bx582fxQCcevOr14smBvSXTGSrjDKhCay5n+N7nAQoKRELF/Uv5Ha9UPO0GNQSGnfRFyGehOnZSXwgjG7mxOqAnPdz9amlYBYgZhcbibFaHX1HYPg0CnRcp8pQut7DWNvw88ZtBZ2iTiG0a/rmyO9FDy1StWgMuaRUFIDvkJVC1tMWjNsivVY7Tn+w2h35c/hZkoryMzxJEtTkAHQOBWm4sSiELc9grl8sky5Xj+3GeUeYoZL3W7jFFJWk43EuWxfO0+qwKmJTuDJBB+AhsF7GRwVdVwrV5ekItO4xIDRzAGKwiBv0uakY+ep961mY9ijp0MysP7TsPNBZz4Tb2PDzsFFRxEH4AuLqAQ/CvT1odl1NLDauW11euoxarp7U4nMo6Rz4f3VlCZN/YPyQ4mH4yyhnflfSVfb0R1vSAXTt+UejRwLjF2VHHU0s8Z34iWUTudbrSJOvyQGrIWbEO6QEmd8sLN6/SXSmVVaV0IgwjBhP5KB/8FZMvDjLFKPM8NKieyqtJmPP97jZzbvErrWIgGq4RY9Oufz9vLOuqYnlA4iXS3q6vTZMYSHjMGw2k5LHO+H3mBLSD X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: 202ad62d-1743-4829-b59d-08db69239841 X-MS-Exchange-CrossTenant-AuthSource: LV2PR12MB5869.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jun 2023 19:56:20.5172 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 76jhs7tnal2MbjEaaTCPK2Fkk0h7Kkan0racSRVJYrt2+b/yC9f/rlU/3Jc/64xm X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN0PR12MB5785 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230609_125631_537239_AACC64B1 X-CRM114-Status: GOOD ( 29.57 ) X-BeenThere: linux-rockchip@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Upstream kernel work for Rockchip platforms List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "Linux-rockchip" Errors-To: linux-rockchip-bounces+linux-rockchip=archiver.kernel.org@lists.infradead.org [ It would be good to get this in linux-next, we have some good test coverage on the ARM side already, thanks! ] It has been a long time coming, this series completes the default_domain transition and makes it so that the core IOMMU code will always have a non-NULL default_domain for every driver on every platform. set_platform_dma_ops() turned out to be a bad idea, and so completely remove it. This is achieved by changing each driver to either: 1 - Convert the existing (or deleted) ops->detach_dev() into an op->attach_dev() of an IDENTITY domain. This is based on the theory that the ARM32 HW is able to function when the iommu is turned off as so the turned off state is an IDENTITY translation. 2 - Use a new PLATFORM domain type. This is a hack to accommodate drivers that we don't really know WTF they do. S390 is legitimately using this to switch to it's platform dma_ops implementation, which is where the name comes from. 3 - Do #1 and force the default domain to be IDENTITY, this corrects the tegra-smmu case where even an ARM64 system would have a NULL default_domain. Using this we can apply the rules: a) ARM_DMA_USE_IOMMU mode always uses either the driver's ops->default_domain, ops->def_domain_type(), or an IDENTITY domain. All ARM32 drivers provide one of these three options. b) dma-iommu.c mode uses either the driver's ops->default_domain, ops->def_domain_type or the usual DMA API policy logic based on the command line/etc to pick IDENTITY/DMA domain types c) All other arch's (PPC/S390) use ops->default_domain always. See the patch "Require a default_domain for all iommu drivers" for a per-driver breakdown. The conversion broadly teaches a bunch of ARM32 drivers that they can do IDENTITY domains. There is some educated guessing involved that these are actual IDENTITY domains. If this turns out to be wrong the driver can be trivially changed to use a BLOCKING domain type instead. Further, the domain type only matters for drivers using ARM64's dma-iommu.c mode as it will select IDENTITY based on the command line and expect IDENTITY to work. For ARM32 and other arch cases it is purely documentation. Finally, based on all the analysis in this series, we can purge IOMMU_DOMAIN_UNMANAGED/DMA constants from most of the drivers. This greatly simplifies understanding the driver contract to the core code. IOMMU drivers should not be involved in policy for how the DMA API works, that should be a core core decision. The main gain from this work is to remove alot of ARM_DMA_USE_IOMMU specific code and behaviors from drivers. All that remains in iommu drivers after this series is the calls to arm_iommu_create_mapping(). This is a step toward removing ARM_DMA_USE_IOMMU. The IDENTITY domains added to the ARM64 supporting drivers can be tested by booting in ARM64 mode and enabling CONFIG_IOMMU_DEFAULT_PASSTHROUGH. If the system still boots then most likely the implementation is an IDENTITY domain. If not we can trivially change it to BLOCKING or at worst PLATFORM if there is no detail what is going on in the HW. I think this is pretty safe for the ARM32 drivers as they don't really change, the code that was in detach_dev continues to be called in the same places it was called before. This is on github: https://github.com/jgunthorpe/linux/commits/iommu_all_defdom v3: - FSL is back to a PLATFORM domain, with some fixing so it attach only does something when leaving an UNMANAGED domain like it always was - Rebase on Joerg's tree, adjust for "alloc_type" change - Change the ARM32 untrusted check to a WARN_ON since no ARM32 system can currently set trusted v2: https://lore.kernel.org/r/0-v2-8d1dc464eac9+10f-iommu_all_defdom_jgg@nvidia.com - FSL is an IDENTITY domain - Delete terga-gart instead of trying to carry it - Use the policy determination from iommu_get_default_domain_type() to drive the arm_iommu mode - Reorganize and introduce new patches to do the above: * Split the ops->identity_domain to an independent earlier patch * Remove the UNMANAGED return from def_domain_type in mtk_v1 earlier so the new iommu_get_default_domain_type() can work * Make the driver's def_domain_type have higher policy priority than untrusted * Merge the set_platfom_dma_ops hunk from mtk_v1 along with rockchip into the patch that forced IDENTITY on ARM32 - Revise sun50i to be cleaner and have a non-NULL internal domain - Reword logging in exynos - Remove the gdev from the group alloc path, instead add a new function __iommu_group_domain_alloc() that takes in the group and uses the first device. Split this to its own patch - New patch to make iommufd's mock selftest into a real driver - New patch to fix power's partial iommu driver v1: https://lore.kernel.org/r/0-v1-21cc72fcfb22+a7a-iommu_all_defdom_jgg@nvidia.com Jason Gunthorpe (25): iommu: Add iommu_ops->identity_domain iommu: Add IOMMU_DOMAIN_PLATFORM powerpc/iommu: Setup a default domain and remove set_platform_dma_ops iommu: Add IOMMU_DOMAIN_PLATFORM for S390 iommu/fsl_pamu: Implement a PLATFORM domain iommu/tegra-gart: Remove tegra-gart iommu/mtk_iommu_v1: Implement an IDENTITY domain iommu: Reorganize iommu_get_default_domain_type() to respect def_domain_type() iommu: Allow an IDENTITY domain as the default_domain in ARM32 iommu/exynos: Implement an IDENTITY domain iommu/tegra-smmu: Implement an IDENTITY domain iommu/tegra-smmu: Support DMA domains in tegra iommu/omap: Implement an IDENTITY domain iommu/msm: Implement an IDENTITY domain iommufd/selftest: Make the mock iommu driver into a real driver iommu: Remove ops->set_platform_dma_ops() iommu/qcom_iommu: Add an IOMMU_IDENTITIY_DOMAIN iommu/ipmmu: Add an IOMMU_IDENTITIY_DOMAIN iommu/mtk_iommu: Add an IOMMU_IDENTITIY_DOMAIN iommu/sun50i: Add an IOMMU_IDENTITIY_DOMAIN iommu: Require a default_domain for all iommu drivers iommu: Add __iommu_group_domain_alloc() iommu: Add ops->domain_alloc_paging() iommu: Convert simple drivers with DOMAIN_DMA to domain_alloc_paging() iommu: Convert remaining simple drivers to domain_alloc_paging() arch/arm/configs/multi_v7_defconfig | 1 - arch/arm/configs/tegra_defconfig | 1 - arch/powerpc/kernel/iommu.c | 38 ++- drivers/iommu/Kconfig | 11 - drivers/iommu/Makefile | 1 - drivers/iommu/arm/arm-smmu/qcom_iommu.c | 45 ++- drivers/iommu/exynos-iommu.c | 73 +++-- drivers/iommu/fsl_pamu_domain.c | 41 ++- drivers/iommu/iommu-priv.h | 16 + drivers/iommu/iommu.c | 248 ++++++++++------ drivers/iommu/iommufd/iommufd_private.h | 5 +- drivers/iommu/iommufd/main.c | 8 +- drivers/iommu/iommufd/selftest.c | 141 ++++----- drivers/iommu/ipmmu-vmsa.c | 50 +++- drivers/iommu/msm_iommu.c | 30 +- drivers/iommu/mtk_iommu.c | 30 +- drivers/iommu/mtk_iommu_v1.c | 28 +- drivers/iommu/omap-iommu.c | 28 +- drivers/iommu/rockchip-iommu.c | 26 +- drivers/iommu/s390-iommu.c | 28 +- drivers/iommu/sprd-iommu.c | 7 +- drivers/iommu/sun50i-iommu.c | 35 ++- drivers/iommu/tegra-gart.c | 371 ------------------------ drivers/iommu/tegra-smmu.c | 50 +++- drivers/memory/tegra/mc.c | 34 --- drivers/memory/tegra/tegra20.c | 28 -- include/linux/iommu.h | 16 +- include/soc/tegra/mc.h | 26 -- 28 files changed, 614 insertions(+), 802 deletions(-) create mode 100644 drivers/iommu/iommu-priv.h delete mode 100644 drivers/iommu/tegra-gart.c base-commit: d11370bf64c57a3f50c68e2ee55e202ebdd396a2