| Message ID | 1417073716-22997-2-git-send-email-cw00.choi@samsung.com (mailing list archive) |
|---|---|
| State | New, archived |
| Headers | show |
Hi Chanwoo, On Thursday 27 November 2014 01:04 PM, Chanwoo Choi wrote: > This patch adds driver data for Exynos5433 SoC. Exynos5433 includes 228 multi- > functional input/output port pins and 135 memory port pins. There are 41 general > port groups and 2 memory port groups. > > Cc: Tomasz Figa <tomasz.figa@gmail.com> > Cc: Thomas Abraham <thomas.abraham@linaro.org> > Cc: Linus Walleij <linus.walleij@linaro.org> > Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> > Acked-by: Geunsik Lim <geunsik.lim@samsung.com> > Acked-by: Inki Dae <inki.dae@samsung.com> > > --- > drivers/pinctrl/samsung/pinctrl-exynos.c | 163 ++++++++++++++++++++++++++++++ > drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + > drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + > 3 files changed, 166 insertions(+) > > diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c > index 8e3e0c0..bd4c4ec 100644 > --- a/drivers/pinctrl/samsung/pinctrl-exynos.c > +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c > @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { > }, > }; > > +/* pin banks of exynos5433 pin-controller - ALIVE */ > +static struct samsung_pin_bank exynos5433_pin_banks0[] = { > + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), > + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), > + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), > + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), > +}; > + > +/* pin banks of exynos5433 pin-controller - AUD */ > +static struct samsung_pin_bank exynos5433_pin_banks1[] = { > + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), > + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), > +}; > + > +/* pin banks of exynos5433 pin-controller - CPIF */ > +static struct samsung_pin_bank exynos5433_pin_banks2[] = { > + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - eSE */ > +static struct samsung_pin_bank exynos5433_pin_banks3[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FINGER */ > +static struct samsung_pin_bank exynos5433_pin_banks4[] = { > + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FSYS */ > +static struct samsung_pin_bank exynos5433_pin_banks5[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), > + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), > + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), > + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), > +}; > + > +/* pin banks of exynos5433 pin-controller - IMEM */ > +static struct samsung_pin_bank exynos5433_pin_banks6[] = { > + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), Is this complete? > +}; > + > +/* pin banks of exynos5433 pin-controller - NFC */ > +static struct samsung_pin_bank exynos5433_pin_banks7[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - PERIC */ > +static struct samsung_pin_bank exynos5433_pin_banks8[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), > + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), > + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), > + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), > + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), > + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), > + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), > + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), > + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), > + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), > + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), > + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), > + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), > + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), > + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), > +}; > + > +/* pin banks of exynos5433 pin-controller - TOUCH */ > +static struct samsung_pin_bank exynos5433_pin_banks9[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), > +}; > + > +/* > + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes > + * four gpio/pin-mux/pinconfig controllers. four? I can see you added 10. Thanks, Pankaj Dubey > + */ > +struct samsung_pin_ctrl exynos5433_pin_ctrl[] = { > + { > + /* pin-controller instance 0 data */ > + .pin_banks = exynos5433_pin_banks0, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks0), > + .eint_wkup_init = exynos_eint_wkup_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl0", > + }, { > + /* pin-controller instance 1 data */ > + .pin_banks = exynos5433_pin_banks1, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks1), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl1", > + }, { > + /* pin-controller instance 2 data */ > + .pin_banks = exynos5433_pin_banks2, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks2), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl2", > + }, { > + /* pin-controller instance 3 data */ > + .pin_banks = exynos5433_pin_banks3, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks3), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl3", > + }, { > + /* pin-controller instance 4 data */ > + .pin_banks = exynos5433_pin_banks4, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks4), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl4", > + }, { > + /* pin-controller instance 5 data */ > + .pin_banks = exynos5433_pin_banks5, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks5), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl5", > + }, { > + /* pin-controller instance 6 data */ > + .pin_banks = exynos5433_pin_banks6, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks6), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl6", > + }, { > + /* pin-controller instance 7 data */ > + .pin_banks = exynos5433_pin_banks7, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks7), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl7", > + }, { > + /* pin-controller instance 8 data */ > + .pin_banks = exynos5433_pin_banks8, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks8), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl8", > + }, { > + /* pin-controller instance 9 data */ > + .pin_banks = exynos5433_pin_banks9, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks9), > + .eint_gpio_init = exynos_eint_gpio_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl9", > + }, > +}; > + > /* pin banks of exynos7 pin-controller - ALIVE */ > static struct samsung_pin_bank exynos7_pin_banks0[] = { > EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), > diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/samsung/pinctrl-samsung.c > index e0ba851..4eb61ea 100644 > --- a/drivers/pinctrl/samsung/pinctrl-samsung.c > +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c > @@ -1226,6 +1226,8 @@ static const struct of_device_id samsung_pinctrl_dt_match[] = { > .data = (void *)exynos5260_pin_ctrl }, > { .compatible = "samsung,exynos5420-pinctrl", > .data = (void *)exynos5420_pin_ctrl }, > + { .compatible = "samsung,exynos5433-pinctrl", > + .data = (void *)exynos5433_pin_ctrl }, > { .compatible = "samsung,s5pv210-pinctrl", > .data = (void *)s5pv210_pin_ctrl }, > { .compatible = "samsung,exynos7-pinctrl", > diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.h b/drivers/pinctrl/samsung/pinctrl-samsung.h > index e737d1f..d260356 100644 > --- a/drivers/pinctrl/samsung/pinctrl-samsung.h > +++ b/drivers/pinctrl/samsung/pinctrl-samsung.h > @@ -245,6 +245,7 @@ extern struct samsung_pin_ctrl exynos4415_pin_ctrl[]; > extern struct samsung_pin_ctrl exynos5250_pin_ctrl[]; > extern struct samsung_pin_ctrl exynos5260_pin_ctrl[]; > extern struct samsung_pin_ctrl exynos5420_pin_ctrl[]; > +extern struct samsung_pin_ctrl exynos5433_pin_ctrl[]; > extern const struct samsung_pin_ctrl exynos7_pin_ctrl[]; > extern struct samsung_pin_ctrl s3c64xx_pin_ctrl[]; > extern struct samsung_pin_ctrl s3c2412_pin_ctrl[]; > -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
Hi Pankaj, On 11/27/2014 07:26 PM, Pankaj Dubey wrote: > Hi Chanwoo, > > On Thursday 27 November 2014 01:04 PM, Chanwoo Choi wrote: >> This patch adds driver data for Exynos5433 SoC. Exynos5433 includes 228 multi- >> functional input/output port pins and 135 memory port pins. There are 41 general >> port groups and 2 memory port groups. >> >> Cc: Tomasz Figa <tomasz.figa@gmail.com> >> Cc: Thomas Abraham <thomas.abraham@linaro.org> >> Cc: Linus Walleij <linus.walleij@linaro.org> >> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> >> Acked-by: Geunsik Lim <geunsik.lim@samsung.com> >> Acked-by: Inki Dae <inki.dae@samsung.com> >> >> --- >> drivers/pinctrl/samsung/pinctrl-exynos.c | 163 ++++++++++++++++++++++++++++++ >> drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + >> drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + >> 3 files changed, 166 insertions(+) >> >> diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c >> index 8e3e0c0..bd4c4ec 100644 >> --- a/drivers/pinctrl/samsung/pinctrl-exynos.c >> +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c >> @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { >> }, >> }; >> >> +/* pin banks of exynos5433 pin-controller - ALIVE */ >> +static struct samsung_pin_bank exynos5433_pin_banks0[] = { >> + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), >> + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), >> + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), >> + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - AUD */ >> +static struct samsung_pin_bank exynos5433_pin_banks1[] = { >> + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), >> + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - CPIF */ >> +static struct samsung_pin_bank exynos5433_pin_banks2[] = { >> + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - eSE */ >> +static struct samsung_pin_bank exynos5433_pin_banks3[] = { >> + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - FINGER */ >> +static struct samsung_pin_bank exynos5433_pin_banks4[] = { >> + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - FSYS */ >> +static struct samsung_pin_bank exynos5433_pin_banks5[] = { >> + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), >> + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), >> + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), >> + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), >> + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), >> + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - IMEM */ >> +static struct samsung_pin_bank exynos5433_pin_banks6[] = { >> + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), > > Is this complete? Exynos5433 has gpf1~gpf5. But, This patch did not include gpf1~gpf5. because gpf1~gpf5 of Exynos5433 has different offset of EINT register. gpf1~gpf5 is included in IMEM (0x11090000) part But,EINT register of gpf1~gpf5 is included in ALIVE (0x10580000) part. So, I'll consider how to support gpf1~gpf5 gpios. > >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - NFC */ >> +static struct samsung_pin_bank exynos5433_pin_banks7[] = { >> + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - PERIC */ >> +static struct samsung_pin_bank exynos5433_pin_banks8[] = { >> + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), >> + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), >> + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), >> + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), >> + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), >> + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), >> + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), >> + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), >> + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), >> + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), >> + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), >> + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), >> + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), >> + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), >> + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), >> + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), >> + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - TOUCH */ >> +static struct samsung_pin_bank exynos5433_pin_banks9[] = { >> + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), >> +}; >> + >> +/* >> + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes >> + * four gpio/pin-mux/pinconfig controllers. > > four? I can see you added 10. You're right. I'll fix it. Best Regards, Chanwoo Choi -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
On Thursday 27 November 2014 16:34:58 Chanwoo Choi wrote: > + > +/* > + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes > + * four gpio/pin-mux/pinconfig controllers. > + */ > +struct samsung_pin_ctrl exynos5433_pin_ctrl[] = { > + { > + /* pin-controller instance 0 data */ > + .pin_banks = exynos5433_pin_banks0, > + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks0), > + .eint_wkup_init = exynos_eint_wkup_init, > + .suspend = exynos_pinctrl_suspend, > + .resume = exynos_pinctrl_resume, > + .label = "exynos5433-gpio-ctrl0", > + }, { > I'm counting nine controllers, not four ;-) These seem to all be fairly regular, my impression is that with the move to arm64, you should come up with a new binding that can fully describe each controller so you don't have to add new code and bindings for each future SoC that uses the same scheme. Arnd -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
2014-11-27 20:45 GMT+09:00 Arnd Bergmann <arnd@arndb.de>: > On Thursday 27 November 2014 16:34:58 Chanwoo Choi wrote: >> + >> +/* >> + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes >> + * four gpio/pin-mux/pinconfig controllers. >> + */ >> +struct samsung_pin_ctrl exynos5433_pin_ctrl[] = { >> + { >> + /* pin-controller instance 0 data */ >> + .pin_banks = exynos5433_pin_banks0, >> + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks0), >> + .eint_wkup_init = exynos_eint_wkup_init, >> + .suspend = exynos_pinctrl_suspend, >> + .resume = exynos_pinctrl_resume, >> + .label = "exynos5433-gpio-ctrl0", >> + }, { >> > > I'm counting nine controllers, not four ;-) > > These seem to all be fairly regular, Yup, especially considering what Chanwoo mentioned about the great idea someone came up with about putting EINT registers of one of the controllers in different pin controller. > my impression is that with the > move to arm64, you should come up with a new binding that can fully > describe each controller so you don't have to add new code and bindings > for each future SoC that uses the same scheme. Still, this is exactly the same thing I thought when initially refactoring this driver 2 years ago and what was dismissed at that time due to people supposedly not wanting that much data in DT. If this point of view has changed, then I fully support your view, though. Best regards, Tomasz -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
On Thursday 27 November 2014 21:14:59 Tomasz Figa wrote: > > my impression is that with the > > move to arm64, you should come up with a new binding that can fully > > describe each controller so you don't have to add new code and bindings > > for each future SoC that uses the same scheme. > > Still, this is exactly the same thing I thought when initially refactoring this > driver 2 years ago and what was dismissed at that time due to people > supposedly not wanting that much data in DT. If this point of view has changed, > then I fully support your view, though. I guess people were at the time underestimating the rate at which Samsung comes out with new SoC variants that are all slightly different. Arnd -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
Hi Chanwoo, On 27.11.2014 16:34, Chanwoo Choi wrote: > This patch adds driver data for Exynos5433 SoC. Exynos5433 includes 228 multi- > functional input/output port pins and 135 memory port pins. There are 41 general > port groups and 2 memory port groups. > > Cc: Tomasz Figa <tomasz.figa@gmail.com> > Cc: Thomas Abraham <thomas.abraham@linaro.org> > Cc: Linus Walleij <linus.walleij@linaro.org> > Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> > Acked-by: Geunsik Lim <geunsik.lim@samsung.com> > Acked-by: Inki Dae <inki.dae@samsung.com> > --- > drivers/pinctrl/samsung/pinctrl-exynos.c | 163 ++++++++++++++++++++++++++++++ > drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + > drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + > 3 files changed, 166 insertions(+) Any plans for a respin? Apparently this patch needs a rebase. Also some comments below. > > diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c > index 8e3e0c0..bd4c4ec 100644 > --- a/drivers/pinctrl/samsung/pinctrl-exynos.c > +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c > @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { > }, > }; > > +/* pin banks of exynos5433 pin-controller - ALIVE */ > +static struct samsung_pin_bank exynos5433_pin_banks0[] = { Maybe instead the structure could be named exynos5433_pin_bank_alive? Similarly for remaining banks. Also please, if not done already, please remember about documenting alias IDs of particular controllers in DT binding documentation. > + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), > + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), > + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), > + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), > +}; > + > +/* pin banks of exynos5433 pin-controller - AUD */ > +static struct samsung_pin_bank exynos5433_pin_banks1[] = { > + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), > + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), > +}; > + > +/* pin banks of exynos5433 pin-controller - CPIF */ > +static struct samsung_pin_bank exynos5433_pin_banks2[] = { > + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - eSE */ > +static struct samsung_pin_bank exynos5433_pin_banks3[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FINGER */ > +static struct samsung_pin_bank exynos5433_pin_banks4[] = { > + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - FSYS */ > +static struct samsung_pin_bank exynos5433_pin_banks5[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), > + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), > + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), > + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), > +}; > + > +/* pin banks of exynos5433 pin-controller - IMEM */ > +static struct samsung_pin_bank exynos5433_pin_banks6[] = { > + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - NFC */ > +static struct samsung_pin_bank exynos5433_pin_banks7[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), > +}; > + > +/* pin banks of exynos5433 pin-controller - PERIC */ > +static struct samsung_pin_bank exynos5433_pin_banks8[] = { > + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), > + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), > + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), > + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), > + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), > + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), > + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), > + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), > + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), > + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), > + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), > + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), > + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), > + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), > + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), > + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), > + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), > +}; > + > +/* pin banks of exynos5433 pin-controller - TOUCH */ > +static struct samsung_pin_bank exynos5433_pin_banks9[] = { > + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), > +}; > + > +/* > + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes > + * four gpio/pin-mux/pinconfig controllers. Looks like "four" is a copy/paste error here. Sorry for the delay. Unfortunately things are quite busy on my side nowadays. Best regards, Tomasz -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
Hi Tomasz, On 12/28/2014 08:21 PM, Tomasz Figa wrote: > Hi Chanwoo, > > On 27.11.2014 16:34, Chanwoo Choi wrote: >> This patch adds driver data for Exynos5433 SoC. Exynos5433 includes 228 multi- >> functional input/output port pins and 135 memory port pins. There are 41 general >> port groups and 2 memory port groups. >> >> Cc: Tomasz Figa <tomasz.figa@gmail.com> >> Cc: Thomas Abraham <thomas.abraham@linaro.org> >> Cc: Linus Walleij <linus.walleij@linaro.org> >> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com> >> Acked-by: Geunsik Lim <geunsik.lim@samsung.com> >> Acked-by: Inki Dae <inki.dae@samsung.com> >> --- >> drivers/pinctrl/samsung/pinctrl-exynos.c | 163 ++++++++++++++++++++++++++++++ >> drivers/pinctrl/samsung/pinctrl-samsung.c | 2 + >> drivers/pinctrl/samsung/pinctrl-samsung.h | 1 + >> 3 files changed, 166 insertions(+) > > Any plans for a respin? Apparently this patch needs a rebase. Also some comments below. I'll rebase it on latest kernel and re-send it on next time. > >> >> diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c >> index 8e3e0c0..bd4c4ec 100644 >> --- a/drivers/pinctrl/samsung/pinctrl-exynos.c >> +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c >> @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { >> }, >> }; >> >> +/* pin banks of exynos5433 pin-controller - ALIVE */ >> +static struct samsung_pin_bank exynos5433_pin_banks0[] = { > > Maybe instead the structure could be named exynos5433_pin_bank_alive? Similarly for remaining banks. > > Also please, if not done already, please remember about documenting alias IDs of particular controllers in DT binding documentation. > >> + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), >> + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), >> + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), >> + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - AUD */ >> +static struct samsung_pin_bank exynos5433_pin_banks1[] = { >> + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), >> + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - CPIF */ >> +static struct samsung_pin_bank exynos5433_pin_banks2[] = { >> + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - eSE */ >> +static struct samsung_pin_bank exynos5433_pin_banks3[] = { >> + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - FINGER */ >> +static struct samsung_pin_bank exynos5433_pin_banks4[] = { >> + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - FSYS */ >> +static struct samsung_pin_bank exynos5433_pin_banks5[] = { >> + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), >> + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), >> + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), >> + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), >> + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), >> + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - IMEM */ >> +static struct samsung_pin_bank exynos5433_pin_banks6[] = { >> + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - NFC */ >> +static struct samsung_pin_bank exynos5433_pin_banks7[] = { >> + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - PERIC */ >> +static struct samsung_pin_bank exynos5433_pin_banks8[] = { >> + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), >> + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), >> + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), >> + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), >> + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), >> + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), >> + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), >> + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), >> + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), >> + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), >> + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), >> + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), >> + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), >> + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), >> + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), >> + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), >> + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), >> +}; >> + >> +/* pin banks of exynos5433 pin-controller - TOUCH */ >> +static struct samsung_pin_bank exynos5433_pin_banks9[] = { >> + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), >> +}; >> + >> +/* >> + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes >> + * four gpio/pin-mux/pinconfig controllers. > > Looks like "four" is a copy/paste error here. Mistake. I'll fix it. Best Regards, Chanwoo Choi -- To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
diff --git a/drivers/pinctrl/samsung/pinctrl-exynos.c b/drivers/pinctrl/samsung/pinctrl-exynos.c index 8e3e0c0..bd4c4ec 100644 --- a/drivers/pinctrl/samsung/pinctrl-exynos.c +++ b/drivers/pinctrl/samsung/pinctrl-exynos.c @@ -1268,6 +1268,169 @@ struct samsung_pin_ctrl exynos5420_pin_ctrl[] = { }, }; +/* pin banks of exynos5433 pin-controller - ALIVE */ +static struct samsung_pin_bank exynos5433_pin_banks0[] = { + EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), + EXYNOS_PIN_BANK_EINTW(8, 0x020, "gpa1", 0x04), + EXYNOS_PIN_BANK_EINTW(8, 0x040, "gpa2", 0x08), + EXYNOS_PIN_BANK_EINTW(8, 0x060, "gpa3", 0x0c), +}; + +/* pin banks of exynos5433 pin-controller - AUD */ +static struct samsung_pin_bank exynos5433_pin_banks1[] = { + EXYNOS_PIN_BANK_EINTG(7, 0x000, "gpz0", 0x00), + EXYNOS_PIN_BANK_EINTG(4, 0x020, "gpz1", 0x04), +}; + +/* pin banks of exynos5433 pin-controller - CPIF */ +static struct samsung_pin_bank exynos5433_pin_banks2[] = { + EXYNOS_PIN_BANK_EINTG(2, 0x000, "gpv6", 0x00), +}; + +/* pin banks of exynos5433 pin-controller - eSE */ +static struct samsung_pin_bank exynos5433_pin_banks3[] = { + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj2", 0x00), +}; + +/* pin banks of exynos5433 pin-controller - FINGER */ +static struct samsung_pin_bank exynos5433_pin_banks4[] = { + EXYNOS_PIN_BANK_EINTG(4, 0x000, "gpd5", 0x00), +}; + +/* pin banks of exynos5433 pin-controller - FSYS */ +static struct samsung_pin_bank exynos5433_pin_banks5[] = { + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gph1", 0x00), + EXYNOS_PIN_BANK_EINTG(7, 0x020, "gpr4", 0x04), + EXYNOS_PIN_BANK_EINTG(5, 0x040, "gpr0", 0x08), + EXYNOS_PIN_BANK_EINTG(8, 0x060, "gpr1", 0x0c), + EXYNOS_PIN_BANK_EINTG(2, 0x080, "gpr2", 0x10), + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpr3", 0x14), +}; + +/* pin banks of exynos5433 pin-controller - IMEM */ +static struct samsung_pin_bank exynos5433_pin_banks6[] = { + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpf0", 0x00), +}; + +/* pin banks of exynos5433 pin-controller - NFC */ +static struct samsung_pin_bank exynos5433_pin_banks7[] = { + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj0", 0x00), +}; + +/* pin banks of exynos5433 pin-controller - PERIC */ +static struct samsung_pin_bank exynos5433_pin_banks8[] = { + EXYNOS_PIN_BANK_EINTG(6, 0x000, "gpv7", 0x00), + EXYNOS_PIN_BANK_EINTG(5, 0x020, "gpb0", 0x04), + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpc0", 0x08), + EXYNOS_PIN_BANK_EINTG(2, 0x060, "gpc1", 0x0c), + EXYNOS_PIN_BANK_EINTG(6, 0x080, "gpc2", 0x10), + EXYNOS_PIN_BANK_EINTG(8, 0x0a0, "gpc3", 0x14), + EXYNOS_PIN_BANK_EINTG(2, 0x0c0, "gpg0", 0x18), + EXYNOS_PIN_BANK_EINTG(4, 0x0e0, "gpd0", 0x1c), + EXYNOS_PIN_BANK_EINTG(6, 0x100, "gpd1", 0x20), + EXYNOS_PIN_BANK_EINTG(8, 0x120, "gpd2", 0x24), + EXYNOS_PIN_BANK_EINTG(5, 0x140, "gpd4", 0x28), + EXYNOS_PIN_BANK_EINTG(2, 0x160, "gpd8", 0x2c), + EXYNOS_PIN_BANK_EINTG(7, 0x180, "gpd6", 0x30), + EXYNOS_PIN_BANK_EINTG(3, 0x1a0, "gpd7", 0x34), + EXYNOS_PIN_BANK_EINTG(5, 0x1c0, "gpg1", 0x38), + EXYNOS_PIN_BANK_EINTG(2, 0x1e0, "gpg2", 0x3c), + EXYNOS_PIN_BANK_EINTG(8, 0x200, "gpg3", 0x40), +}; + +/* pin banks of exynos5433 pin-controller - TOUCH */ +static struct samsung_pin_bank exynos5433_pin_banks9[] = { + EXYNOS_PIN_BANK_EINTG(3, 0x000, "gpj1", 0x00), +}; + +/* + * Samsung pinctrl driver data for Exynos5433 SoC. Exynos5433 SoC includes + * four gpio/pin-mux/pinconfig controllers. + */ +struct samsung_pin_ctrl exynos5433_pin_ctrl[] = { + { + /* pin-controller instance 0 data */ + .pin_banks = exynos5433_pin_banks0, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks0), + .eint_wkup_init = exynos_eint_wkup_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl0", + }, { + /* pin-controller instance 1 data */ + .pin_banks = exynos5433_pin_banks1, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks1), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl1", + }, { + /* pin-controller instance 2 data */ + .pin_banks = exynos5433_pin_banks2, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks2), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl2", + }, { + /* pin-controller instance 3 data */ + .pin_banks = exynos5433_pin_banks3, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks3), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl3", + }, { + /* pin-controller instance 4 data */ + .pin_banks = exynos5433_pin_banks4, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks4), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl4", + }, { + /* pin-controller instance 5 data */ + .pin_banks = exynos5433_pin_banks5, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks5), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl5", + }, { + /* pin-controller instance 6 data */ + .pin_banks = exynos5433_pin_banks6, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks6), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl6", + }, { + /* pin-controller instance 7 data */ + .pin_banks = exynos5433_pin_banks7, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks7), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl7", + }, { + /* pin-controller instance 8 data */ + .pin_banks = exynos5433_pin_banks8, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks8), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl8", + }, { + /* pin-controller instance 9 data */ + .pin_banks = exynos5433_pin_banks9, + .nr_banks = ARRAY_SIZE(exynos5433_pin_banks9), + .eint_gpio_init = exynos_eint_gpio_init, + .suspend = exynos_pinctrl_suspend, + .resume = exynos_pinctrl_resume, + .label = "exynos5433-gpio-ctrl9", + }, +}; + /* pin banks of exynos7 pin-controller - ALIVE */ static struct samsung_pin_bank exynos7_pin_banks0[] = { EXYNOS_PIN_BANK_EINTW(8, 0x000, "gpa0", 0x00), diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.c b/drivers/pinctrl/samsung/pinctrl-samsung.c index e0ba851..4eb61ea 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.c +++ b/drivers/pinctrl/samsung/pinctrl-samsung.c @@ -1226,6 +1226,8 @@ static const struct of_device_id samsung_pinctrl_dt_match[] = { .data = (void *)exynos5260_pin_ctrl }, { .compatible = "samsung,exynos5420-pinctrl", .data = (void *)exynos5420_pin_ctrl }, + { .compatible = "samsung,exynos5433-pinctrl", + .data = (void *)exynos5433_pin_ctrl }, { .compatible = "samsung,s5pv210-pinctrl", .data = (void *)s5pv210_pin_ctrl }, { .compatible = "samsung,exynos7-pinctrl", diff --git a/drivers/pinctrl/samsung/pinctrl-samsung.h b/drivers/pinctrl/samsung/pinctrl-samsung.h index e737d1f..d260356 100644 --- a/drivers/pinctrl/samsung/pinctrl-samsung.h +++ b/drivers/pinctrl/samsung/pinctrl-samsung.h @@ -245,6 +245,7 @@ extern struct samsung_pin_ctrl exynos4415_pin_ctrl[]; extern struct samsung_pin_ctrl exynos5250_pin_ctrl[]; extern struct samsung_pin_ctrl exynos5260_pin_ctrl[]; extern struct samsung_pin_ctrl exynos5420_pin_ctrl[]; +extern struct samsung_pin_ctrl exynos5433_pin_ctrl[]; extern const struct samsung_pin_ctrl exynos7_pin_ctrl[]; extern struct samsung_pin_ctrl s3c64xx_pin_ctrl[]; extern struct samsung_pin_ctrl s3c2412_pin_ctrl[];