From patchwork Thu Jun 15 10:03:28 2017
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Patchwork-Submitter: Hoegeun Kwon <hoegeun.kwon@samsung.com>
X-Patchwork-Id: 9788471
Return-Path: <linux-samsung-soc-owner@kernel.org>
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	39F6D602CB for <patchwork-linux-samsung-soc@patchwork.kernel.org>;
	Thu, 15 Jun 2017 10:04:20 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1E05728415
	for <patchwork-linux-samsung-soc@patchwork.kernel.org>;
	Thu, 15 Jun 2017 10:04:20 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 126D7284B0; Thu, 15 Jun 2017 10:04:20 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=unavailable version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 2701528415
	for <patchwork-linux-samsung-soc@patchwork.kernel.org>;
	Thu, 15 Jun 2017 10:04:18 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1750923AbdFOKDw (ORCPT
	<rfc822;patchwork-linux-samsung-soc@patchwork.kernel.org>);
	Thu, 15 Jun 2017 06:03:52 -0400
Received: from mailout4.samsung.com ([203.254.224.34]:52564 "EHLO
	mailout4.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1750948AbdFOKDp (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Thu, 15 Jun 2017 06:03:45 -0400
Received: from epcas1p2.samsung.com (unknown [182.195.41.46])
	by mailout4.samsung.com (KnoxPortal) with ESMTP id
	20170615100343epoutp04d287be0027e1be01353b43cd36e80d5a~IQ2_z5pFA3034830348epoutp04Q;
	Thu, 15 Jun 2017 10:03:43 +0000 (GMT)
Received: from epsmges1p1.samsung.com (unknown [182.195.40.64]) by
	epcas1p2.samsung.com (KnoxPortal) with ESMTP id
	20170615100342epcas1p2bdad72f7473e7bfbe52a231c338e40a7~IQ2_eSdRB0770107701epcas1p22;
	Thu, 15 Jun 2017 10:03:42 +0000 (GMT)
Received: from epcas1p3.samsung.com ( [182.195.41.47]) by
	epsmges1p1.samsung.com (Symantec Messaging Gateway) with SMTP id
	3E.D1.11252.E7B52495; Thu, 15 Jun 2017 19:03:42 +0900 (KST)
Received: from epsmgms2p1.samsung.com (unknown [182.195.42.79]) by
	epcas1p4.samsung.com (KnoxPortal) with ESMTP id
	20170615100342epcas1p4b15ffce9ea2018e2bc90bb04061aded5~IQ2_E9lmk1441314413epcas1p4i;
	Thu, 15 Jun 2017 10:03:42 +0000 (GMT)
X-AuditID: b6c32a35-f79806d000002bf4-d4-59425b7ef1eb
Received: from epmmp1.local.host ( [203.254.227.16]) by
	epsmgms2p1.samsung.com (Symantec Messaging Gateway) with SMTP id
	1F.AA.02179.E7B52495; Thu, 15 Jun 2017 19:03:42 +0900 (KST)
MIME-version: 1.0
Content-transfer-encoding: 8BIT
Content-type: text/plain; charset="UTF-8"
Received: from localhost.localdomain ([10.113.63.38]) by mmp1.samsung.com
	(Oracle Communications Messaging Server 7.0.5.31.0 64bit (built May 5
	2014)) with ESMTPA id <0ORL003N62M3VR60@mmp1.samsung.com>;
	Thu, 15 Jun 2017 19:03:42 +0900 (KST)
From: Hoegeun Kwon <hoegeun.kwon@samsung.com>
To: thierry.reding@gmail.com, airlied@linux.ie, robh+dt@kernel.org,
	mark.rutland@arm.com, catalin.marinas@arm.com, will.deacon@arm.com,
	kgene@kernel.org, krzk@kernel.org
Cc: dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org,
	javier@osg.samsung.com, a.hajda@samsung.com,
	Hoegeun Kwon <hoegeun.kwon@samsung.com>, Inki Dae <inki.dae@samsung.com>,
	Hyungwon Hwang <human.hwang@samsung.com>
Subject: [PATCH v2 2/4] drm/panel: Add support for s6e63j0x03 panel driver
Date: Thu, 15 Jun 2017 19:03:28 +0900
Message-id: <1497521010-8429-3-git-send-email-hoegeun.kwon@samsung.com>
X-Mailer: git-send-email 1.9.1
In-reply-to: <1497521010-8429-1-git-send-email-hoegeun.kwon@samsung.com>
X-Brightmail-Tracker: 
 H4sIAAAAAAAAA+NgFrrAJsWRmVeSWpSXmKPExsWy7bCmvm5dtFOkwdftOha31p1jteg9d5LJ
	4v2yHkaL+UeA3Ctf37NZvF/exWaxdEYfq8Wk+xNYLN68XcNk0f/4NbPF+fMb2C02Pb7GanF5
	1xw2ixnn9zFZLL1+kcmide8Rdoufu+axWLz8eILFQchjzbw1jB47Z91l99i0qpPNY/u3B6we
	97uPM3lsXlLvsaUfKN63ZRWjx+dNcgGcUak2GamJKalFCql5yfkpmXnptkrewfHO8aZmBoa6
	hpYW5koKeYm5qbZKLj4Bum6ZOUAPKSmUJeaUAoUCEouLlfTtbIryS0tSFTLyi0tslaINDY30
	DA3M9YyMjPRMjGOtjEyBShJSM24eWcBScKi6omtmVAPjvbQuRk4OCQETiW/frrBC2GISF+6t
	ZwOxhQR2MEo8uBDfxcgFZH9mlNi0ax0TTEPrvvksEAmgokv7njGDJHgFBCV+TL4HlODgYBaQ
	lzhyKRskzCygKbF193p2iPrvjBL3Nh5lB0mwCehKfO25zgSSEBFYyyjRcPghI4jDLHCeSWL5
	nv9gNwkLeEksXPMc7CYWAVWJa09Os0Fsc5f4M2krM8RJchInj00Gq+cU8JC4s+QPK8ggCYFW
	DolHKw4zg5wkISArsekAlOkicWYuG0SrsMSr41vYIWwpicaXD6G+rJe4vOMkI8SYBkaJ/omz
	oYqMJU51NTJBvMYn8e5rDyvETF6JjjYhiBIPiXt3JrFA2I4S+y/uhIbWbEaJjs6PjBMY5Wch
	BdgsRIDNQgqwBYzMqxjFUguKc9NTiw0LDPWKE3OLS/PS9ZLzczcxglOzlukOxinnfA4xCnAw
	KvHwrjB1jBRiTSwrrsw9xCjBwawkwmur4BQpxJuSWFmVWpQfX1Sak1p8iNEUGJITmaVEk/OB
	eSOvJN7QxNLAxMwImNIsDQ2VxHlF11+LEBJITyxJzU5NLUgtgulj4uCUamBkMDhnEXfIcYK1
	OGvFFZnzl204D6VuCLldmv76+YpdWW/X6uTHtLW2HOndffnb6uQ7PzUnOM1q5ApZ/pD1ZtO7
	RRfX3wxof237YuP9Fbzuuw6H2IbWWXW6a32V4kuZujram1FwB8ufM1Zmr09d7xMv5FZaUp6z
	saVhJnPal8sn2sXdM6qnHtNSYinOSDTUYi4qTgQAmAPZz+MDAAA=
X-Brightmail-Tracker: 
 H4sIAAAAAAAAA+NgFvrAIsWRmVeSWpSXmKPExsVy+t9jAd26aKdIg9Mdwha31p1jteg9d5LJ
	4v2yHkaL+UeA3Ctf37NZvF/exWaxdEYfq8Wk+xNYLN68XcNk0f/4NbPF+fMb2C02Pb7GanF5
	1xw2ixnn9zFZLL1+kcmide8Rdoufu+axWLz8eILFQchjzbw1jB47Z91l99i0qpPNY/u3B6we
	97uPM3lsXlLvsaUfKN63ZRWjx+dNcgGcUW42GamJKalFCql5yfkpmXnptkqhIW66FkoKeYm5
	qbZKEbq+IUFKCmWJOaVAnpEBGnBwDnAPVtK3S3DLuHlkAUvBoeqKrplRDYz30roYOTkkBEwk
	WvfNZ4GwxSQu3FvP1sXIxSEksI1R4s3bt2AJXgFBiR+T7wHZHBzMAvISRy5lg4SZBdQlJs1b
	xAxR/51R4svTD2D1bAK6El97rjOBJEQE1jJKbFxyGWwqs8B5JonnDRsZQaqEBbwkFq55zgZi
	swioSlx7cpoNYpu7xJ9JW5khTpKTOHlsMiuIzSngIXFnyR8wWwioZu3jCWwTGAVmITlwFsKB
	s5AcuICReRUjV2pBcW56brFRgeEmRmBsbzus5b+D8cfZ6EOMAhyMSjy8HPaOkUKsiWXFlbmH
	GCU4mJVEeG0VnCKFeFMSK6tSi/Lji0pzUosPMZoCXTuRWUo0OR+YdvJK4g1NLI1MDMzMDI0M
	jM2UxHknBH6JEBJITyxJzU5NLUgtgulj4uCUamDsd/eLPxtX4XqZP/zNkw96nyx/2is7Xa3d
	dWfHpZJr07Jbl107sPbHpmbXee4WywLfFd2fPpvFzs1Rrl/PKNS/8mRxnerh20dvGHhGbOGy
	fvbO09jjQJv1tPkaB+4tVUr7ZxbUfHB69zc7iwX18/75mMXMEorhv705YPnpoHOvfknKCEe4
	/WRRYinOSDTUYi4qTgQAODbrcgMDAAA=
X-MTR: 20000000000000000@CPGS
X-CMS-MailID: 20170615100342epcas1p4b15ffce9ea2018e2bc90bb04061aded5
X-Msg-Generator: CA
X-Sender-IP: 182.195.42.79
X-Local-Sender: =?UTF-8?B?6raM7ZqM6re8G1RpemVuIFBsYXRmb3JtIExhYihTL1fshLw=?=
	=?UTF-8?B?7YSwKRvsgrzshLHsoITsnpAbRW5naW5lZXI=?=
X-Global-Sender: =?UTF-8?B?SG9lZ2V1biBLd29uG1RpemVuIFBsYXRmb3JtIExhYi4bU2Ft?=
	=?UTF-8?B?c3VuZyBFbGVjdHJvbmljcxtFbmdpbmVlcg==?=
X-Sender-Code: =?UTF-8?B?QzEwG1RFTEUbQzEwVjgxMTE=?=
CMS-TYPE: 101P
DLP-Filter: Pass
X-CFilter-Loop: Reflected
X-CMS-RootMailID: 20170615100342epcas1p4b15ffce9ea2018e2bc90bb04061aded5
X-RootMTR: 20170615100342epcas1p4b15ffce9ea2018e2bc90bb04061aded5
References: <1497521010-8429-1-git-send-email-hoegeun.kwon@samsung.com>
	<CGME20170615100342epcas1p4b15ffce9ea2018e2bc90bb04061aded5@epcas1p4.samsung.com>
Sender: linux-samsung-soc-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-samsung-soc.vger.kernel.org>
X-Mailing-List: linux-samsung-soc@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP

This patch adds MIPI-DSI based S6E63J0X03 AMOLED LCD panel driver
which uses mipi_dsi bus to communicate with panel. The panel has
320×320 resolution in 1.63" physical panel. This panel is used in
Samsung Galaxy Gear 2.

Signed-off-by: Inki Dae <inki.dae@samsung.com>
Signed-off-by: Hyungwon Hwang <human.hwang@samsung.com>
Signed-off-by: Hoegeun Kwon <hoegeun.kwon@samsung.com>
---
 drivers/gpu/drm/panel/Kconfig                    |   7 +
 drivers/gpu/drm/panel/Makefile                   |   1 +
 drivers/gpu/drm/panel/panel-samsung-s6e63j0x03.c | 476 +++++++++++++++++++++++
 3 files changed, 484 insertions(+)
 create mode 100644 drivers/gpu/drm/panel/panel-samsung-s6e63j0x03.c

diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
index 3e29a99..3f4afde 100644
--- a/drivers/gpu/drm/panel/Kconfig
+++ b/drivers/gpu/drm/panel/Kconfig
@@ -68,6 +68,13 @@ config DRM_PANEL_SAMSUNG_S6E3HA2
 	depends on DRM_MIPI_DSI
 	select VIDEOMODE_HELPERS
 
+config DRM_PANEL_SAMSUNG_S6E63J0X03
+	tristate "Samsung S6E63J0X03 DSI command mode panel"
+	depends on OF
+	depends on DRM_MIPI_DSI
+	depends on BACKLIGHT_CLASS_DEVICE
+	select VIDEOMODE_HELPERS
+
 config DRM_PANEL_SAMSUNG_S6E8AA0
 	tristate "Samsung S6E8AA0 DSI video mode panel"
 	depends on OF
diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
index 292b3c7..f028269 100644
--- a/drivers/gpu/drm/panel/Makefile
+++ b/drivers/gpu/drm/panel/Makefile
@@ -5,6 +5,7 @@ obj-$(CONFIG_DRM_PANEL_LG_LG4573) += panel-lg-lg4573.o
 obj-$(CONFIG_DRM_PANEL_PANASONIC_VVX10F034N00) += panel-panasonic-vvx10f034n00.o
 obj-$(CONFIG_DRM_PANEL_SAMSUNG_LD9040) += panel-samsung-ld9040.o
 obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6E3HA2) += panel-samsung-s6e3ha2.o
+obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6E63J0X03) += panel-samsung-s6e63j0x03.o
 obj-$(CONFIG_DRM_PANEL_SAMSUNG_S6E8AA0) += panel-samsung-s6e8aa0.o
 obj-$(CONFIG_DRM_PANEL_SHARP_LQ101R1SX01) += panel-sharp-lq101r1sx01.o
 obj-$(CONFIG_DRM_PANEL_SHARP_LS043T1LE01) += panel-sharp-ls043t1le01.o
diff --git a/drivers/gpu/drm/panel/panel-samsung-s6e63j0x03.c b/drivers/gpu/drm/panel/panel-samsung-s6e63j0x03.c
new file mode 100644
index 0000000..dd038bc
--- /dev/null
+++ b/drivers/gpu/drm/panel/panel-samsung-s6e63j0x03.c
@@ -0,0 +1,476 @@
+/*
+ * MIPI-DSI based S6E63J0X03 AMOLED lcd 1.63 inch panel driver.
+ *
+ * Copyright (c) 2014-2017 Samsung Electronics Co., Ltd
+ *
+ * Inki Dae <inki.dae@samsung.com>
+ * Hoegeun Kwon <hoegeun.kwon@samsung.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include <drm/drmP.h>
+#include <drm/drm_mipi_dsi.h>
+#include <drm/drm_panel.h>
+#include <linux/backlight.h>
+#include <linux/gpio/consumer.h>
+#include <linux/regulator/consumer.h>
+#include <video/mipi_display.h>
+
+#define MCS_LEVEL2_KEY		0xf0
+#define MCS_MTP_KEY		0xf1
+#define MCS_MTP_SET3		0xd4
+
+#define MIN_BRIGHTNESS		0
+#define MAX_BRIGHTNESS		100
+#define DEFAULT_BRIGHTNESS	80
+
+#define NUM_GAMMA_STEPS		9
+#define GAMMA_CMD_CNT		28
+
+struct s6e63j0x03 {
+	struct device *dev;
+	struct drm_panel panel;
+	struct backlight_device *bl_dev;
+
+	struct regulator_bulk_data supplies[2];
+	struct gpio_desc *reset_gpio;
+};
+
+static const unsigned char gamma_tbl[NUM_GAMMA_STEPS][GAMMA_CMD_CNT] = {
+	{	/* Gamma 10 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x7f, 0x7f, 0x7f, 0x52, 0x6b, 0x6f, 0x26,
+		0x28, 0x2d, 0x28, 0x26, 0x27, 0x33, 0x34, 0x32, 0x36, 0x36,
+		0x35, 0x00, 0xab, 0x00, 0xae, 0x00, 0xbf
+	},
+	{	/* gamma 30 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x70, 0x7f, 0x7f, 0x4e, 0x64, 0x69, 0x26,
+		0x27, 0x2a, 0x28, 0x29, 0x27, 0x31, 0x32, 0x31, 0x35, 0x34,
+		0x35, 0x00, 0xc4, 0x00, 0xca, 0x00, 0xdc
+	},
+	{	/* gamma 60 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x65, 0x7b, 0x7d, 0x5f, 0x67, 0x68, 0x2a,
+		0x28, 0x29, 0x28, 0x2a, 0x27, 0x31, 0x2f, 0x30, 0x34, 0x33,
+		0x34, 0x00, 0xd9, 0x00, 0xe4, 0x00, 0xf5
+	},
+	{	/* gamma 90 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x4d, 0x6f, 0x71, 0x67, 0x6a, 0x6c, 0x29,
+		0x28, 0x28, 0x28, 0x29, 0x27, 0x30, 0x2e, 0x30, 0x32, 0x31,
+		0x31, 0x00, 0xea, 0x00, 0xf6, 0x01, 0x09
+	},
+	{	/* gamma 120 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x3d, 0x66, 0x68, 0x69, 0x69, 0x69, 0x28,
+		0x28, 0x27, 0x28, 0x28, 0x27, 0x30, 0x2e, 0x2f, 0x31, 0x31,
+		0x30, 0x00, 0xf9, 0x01, 0x05, 0x01, 0x1b
+	},
+	{	/* gamma 150 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x31, 0x51, 0x53, 0x66, 0x66, 0x67, 0x28,
+		0x29, 0x27, 0x28, 0x27, 0x27, 0x2e, 0x2d, 0x2e, 0x31, 0x31,
+		0x30, 0x01, 0x04, 0x01, 0x11, 0x01, 0x29
+	},
+	{	/* gamma 200 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x2f, 0x4f, 0x51, 0x67, 0x65, 0x65, 0x29,
+		0x2a, 0x28, 0x27, 0x25, 0x26, 0x2d, 0x2c, 0x2c, 0x30, 0x30,
+		0x30, 0x01, 0x14, 0x01, 0x23, 0x01, 0x3b
+	},
+	{	/* gamma 240 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x2c, 0x4d, 0x50, 0x65, 0x63, 0x64, 0x2a,
+		0x2c, 0x29, 0x26, 0x24, 0x25, 0x2c, 0x2b, 0x2b, 0x30, 0x30,
+		0x30, 0x01, 0x1e, 0x01, 0x2f, 0x01, 0x47
+	},
+	{	/* gamma 300 */
+		MCS_MTP_SET3,
+		0x00, 0x00, 0x00, 0x38, 0x61, 0x64, 0x65, 0x63, 0x64, 0x28,
+		0x2a, 0x27, 0x26, 0x23, 0x25, 0x2b, 0x2b, 0x2a, 0x30, 0x2f,
+		0x30, 0x01, 0x2d, 0x01, 0x3f, 0x01, 0x57
+	}
+};
+
+static inline struct s6e63j0x03 *panel_to_s6e63j0x03(struct drm_panel *panel)
+{
+	return container_of(panel, struct s6e63j0x03, panel);
+}
+
+static inline ssize_t s6e63j0x03_dcs_write_seq(struct s6e63j0x03 *ctx,
+					const void *seq, size_t len)
+{
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+
+	return mipi_dsi_dcs_write_buffer(dsi, seq, len);
+}
+
+#define s6e63j0x03_dcs_write_seq_static(ctx, seq...) do {	\
+	static const u8 d[] = { seq };				\
+	int ret;						\
+	ret = s6e63j0x03_dcs_write_seq(ctx, d, ARRAY_SIZE(d));	\
+	if (ret < 0)						\
+		return ret;					\
+} while (0)
+
+#define s6e63j0x03_call_write_func(ret, func) do {	\
+	ret = (func);					\
+	if (ret < 0)					\
+		return ret;				\
+} while (0)
+
+static inline int s6e63j0x03_enable_lv2_command(struct s6e63j0x03 *ctx)
+{
+	s6e63j0x03_dcs_write_seq_static(ctx, MCS_LEVEL2_KEY, 0x5a, 0x5a);
+	return 0;
+}
+
+static inline int s6e63j0x03_apply_mtp_key(struct s6e63j0x03 *ctx, bool on)
+{
+	if (on)
+		s6e63j0x03_dcs_write_seq_static(ctx, MCS_MTP_KEY, 0x5a, 0x5a);
+	else
+		s6e63j0x03_dcs_write_seq_static(ctx, MCS_MTP_KEY, 0xa5, 0xa5);
+
+	return 0;
+}
+
+static int s6e63j0x03_power_on(struct s6e63j0x03 *ctx)
+{
+	int ret;
+
+	ret = regulator_bulk_enable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
+	if (ret < 0)
+		return ret;
+
+	msleep(30);
+
+	gpiod_set_value(ctx->reset_gpio, 1);
+	usleep_range(1000, 2000);
+	gpiod_set_value(ctx->reset_gpio, 0);
+	usleep_range(5000, 6000);
+
+	return 0;
+}
+
+static int s6e63j0x03_power_off(struct s6e63j0x03 *ctx)
+{
+	return regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);
+}
+
+static unsigned int s6e63j0x03_get_brightness_index(unsigned int brightness)
+{
+	unsigned int index;
+
+	index = brightness / (MAX_BRIGHTNESS / NUM_GAMMA_STEPS);
+
+	if (index >= NUM_GAMMA_STEPS)
+		index = NUM_GAMMA_STEPS - 1;
+
+	return index;
+}
+
+static int s6e63j0x03_update_gamma(struct s6e63j0x03 *ctx,
+					unsigned int brightness)
+{
+	struct backlight_device *bl_dev = ctx->bl_dev;
+	unsigned int index = s6e63j0x03_get_brightness_index(brightness);
+	int ret;
+
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_apply_mtp_key(ctx, true));
+	s6e63j0x03_call_write_func(ret,
+		s6e63j0x03_dcs_write_seq(ctx, gamma_tbl[index], GAMMA_CMD_CNT));
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_apply_mtp_key(ctx, false));
+
+	bl_dev->props.brightness = brightness;
+
+	return 0;
+}
+
+static int s6e63j0x03_set_brightness(struct backlight_device *bl_dev)
+{
+	struct s6e63j0x03 *ctx = (struct s6e63j0x03 *)bl_get_data(bl_dev);
+	unsigned int brightness = bl_dev->props.brightness;
+	int ret;
+
+	s6e63j0x03_call_write_func(ret,
+		s6e63j0x03_update_gamma(ctx, brightness));
+
+	return 0;
+}
+
+static const struct backlight_ops s6e63j0x03_bl_ops = {
+	.update_status = s6e63j0x03_set_brightness,
+};
+
+static int s6e63j0x03_disable(struct drm_panel *panel)
+{
+	struct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+	int ret;
+
+	s6e63j0x03_call_write_func(ret, mipi_dsi_dcs_set_display_off(dsi));
+	ctx->bl_dev->props.power = FB_BLANK_NORMAL;
+
+	s6e63j0x03_call_write_func(ret, mipi_dsi_dcs_enter_sleep_mode(dsi));
+	msleep(120);
+
+	return 0;
+}
+
+static int s6e63j0x03_unprepare(struct drm_panel *panel)
+{
+	struct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);
+	int ret;
+
+	ret = s6e63j0x03_power_off(ctx);
+	if (ret < 0)
+		return ret;
+
+	ctx->bl_dev->props.power = FB_BLANK_POWERDOWN;
+
+	return 0;
+}
+
+static int s6e63j0x03_panel_init(struct s6e63j0x03 *ctx)
+{
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+	int ret;
+
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_enable_lv2_command(ctx));
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_apply_mtp_key(ctx, true));
+
+	/* set porch adjustment */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xf2, 0x1c, 0x28);
+	/* set frame freq */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xb5, 0x00, 0x02, 0x00);
+	/* set caset, paset */
+	s6e63j0x03_call_write_func(ret,
+		mipi_dsi_dcs_set_column_address(dsi, 0x0014, 0x0153));
+	s6e63j0x03_call_write_func(ret,
+		mipi_dsi_dcs_set_page_address(dsi, 0x0000, 0x013f));
+	/* set ltps timming 0, 1 */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xf8, 0x08, 0x08, 0x08, 0x17, 0x00,
+							0x2a, 0x02, 0x26, 0x00,
+							0x00, 0x02, 0x00, 0x00);
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xf7, 0x02);
+	/* set param pos te_edge */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xb0, 0x01);
+	/* set te rising edge */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xe2, 0x0f);
+	/* set param pos default */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xb0, 0x00);
+
+	s6e63j0x03_call_write_func(ret, mipi_dsi_dcs_exit_sleep_mode(dsi));
+
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_apply_mtp_key(ctx, false));
+
+	return 0;
+}
+
+static int s6e63j0x03_prepare(struct drm_panel *panel)
+{
+	struct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);
+	int ret;
+
+	ret = s6e63j0x03_power_on(ctx);
+	if (ret < 0)
+		return ret;
+
+	ret = s6e63j0x03_panel_init(ctx);
+	if (ret < 0)
+		goto err;
+
+	ctx->bl_dev->props.power = FB_BLANK_NORMAL;
+
+	return 0;
+
+err:
+	s6e63j0x03_power_off(ctx);
+	return ret;
+}
+
+static int s6e63j0x03_enable(struct drm_panel *panel)
+{
+	struct s6e63j0x03 *ctx = panel_to_s6e63j0x03(panel);
+	struct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);
+	int ret;
+
+	msleep(120);
+
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_apply_mtp_key(ctx, true));
+
+	/* set elvss_cond */
+	s6e63j0x03_dcs_write_seq_static(ctx, 0xb1, 0x00, 0x09);
+	/* set pos */
+	s6e63j0x03_dcs_write_seq_static(ctx, MIPI_DCS_SET_ADDRESS_MODE, 0x40);
+	/* set default white brightness */
+	s6e63j0x03_call_write_func(ret,
+		mipi_dsi_dcs_set_display_brightness(dsi, 0x00ff));
+	/* set whilte ctrl */
+	s6e63j0x03_dcs_write_seq_static(ctx,
+					MIPI_DCS_WRITE_CONTROL_DISPLAY, 0x20);
+	/* set acl off */
+	s6e63j0x03_dcs_write_seq_static(ctx, MIPI_DCS_WRITE_POWER_SAVE, 0x00);
+
+	s6e63j0x03_call_write_func(ret,
+		mipi_dsi_dcs_set_tear_on(dsi, MIPI_DSI_DCS_TEAR_MODE_VBLANK));
+
+	s6e63j0x03_call_write_func(ret, s6e63j0x03_apply_mtp_key(ctx, false));
+
+	s6e63j0x03_call_write_func(ret, mipi_dsi_dcs_set_display_on(dsi));
+	ctx->bl_dev->props.power = FB_BLANK_UNBLANK;
+
+	return 0;
+}
+
+static const struct drm_display_mode default_mode = {
+	.clock = 4649,
+	.hdisplay = 320,
+	.hsync_start = 320 + 1,
+	.hsync_end = 320 + 1 + 1,
+	.htotal = 320 + 1 + 1 + 1,
+	.vdisplay = 320,
+	.vsync_start = 320 + 150,
+	.vsync_end = 320 + 150 + 1,
+	.vtotal = 320 + 150 + 1 + 2,
+	.vrefresh = 30,
+	.flags = 0,
+};
+
+static int s6e63j0x03_get_modes(struct drm_panel *panel)
+{
+	struct drm_connector *connector = panel->connector;
+	struct drm_display_mode *mode;
+
+	mode = drm_mode_duplicate(panel->drm, &default_mode);
+	if (!mode) {
+		DRM_ERROR("failed to add mode %ux%ux@%u\n",
+				default_mode.hdisplay, default_mode.vdisplay,
+				default_mode.vrefresh);
+		return -ENOMEM;
+	}
+
+	drm_mode_set_name(mode);
+
+	mode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;
+	drm_mode_probed_add(connector, mode);
+
+	connector->display_info.width_mm = 29;
+	connector->display_info.height_mm = 29;
+
+	return 1;
+}
+
+static const struct drm_panel_funcs s6e63j0x03_funcs = {
+	.disable = s6e63j0x03_disable,
+	.unprepare = s6e63j0x03_unprepare,
+	.prepare = s6e63j0x03_prepare,
+	.enable = s6e63j0x03_enable,
+	.get_modes = s6e63j0x03_get_modes,
+};
+
+static int s6e63j0x03_probe(struct mipi_dsi_device *dsi)
+{
+	struct device *dev = &dsi->dev;
+	struct s6e63j0x03 *ctx;
+	int ret;
+
+	ctx = devm_kzalloc(dev, sizeof(struct s6e63j0x03), GFP_KERNEL);
+	if (!ctx)
+		return -ENOMEM;
+
+	mipi_dsi_set_drvdata(dsi, ctx);
+
+	ctx->dev = dev;
+
+	dsi->lanes = 1;
+	dsi->format = MIPI_DSI_FMT_RGB888;
+	dsi->mode_flags = MIPI_DSI_MODE_EOT_PACKET;
+
+	ctx->supplies[0].supply = "vdd3";
+	ctx->supplies[1].supply = "vci";
+	ret = devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies),
+				      ctx->supplies);
+	if (ret < 0) {
+		dev_err(dev, "failed to get regulators: %d\n", ret);
+		return ret;
+	}
+
+	ctx->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_OUT_LOW);
+	if (IS_ERR(ctx->reset_gpio)) {
+		dev_err(dev, "cannot get reset-gpio: %ld\n",
+				PTR_ERR(ctx->reset_gpio));
+		return PTR_ERR(ctx->reset_gpio);
+	}
+
+	drm_panel_init(&ctx->panel);
+	ctx->panel.dev = dev;
+	ctx->panel.funcs = &s6e63j0x03_funcs;
+
+	ctx->bl_dev = backlight_device_register("s6e63j0x03", dev, ctx,
+						&s6e63j0x03_bl_ops, NULL);
+	if (IS_ERR(ctx->bl_dev)) {
+		dev_err(dev, "failed to register backlight device\n");
+		return PTR_ERR(ctx->bl_dev);
+	}
+
+	ctx->bl_dev->props.max_brightness = MAX_BRIGHTNESS;
+	ctx->bl_dev->props.brightness = DEFAULT_BRIGHTNESS;
+	ctx->bl_dev->props.power = FB_BLANK_POWERDOWN;
+
+	ret = drm_panel_add(&ctx->panel);
+	if (ret < 0)
+		goto unregister_backlight;
+
+	ret = mipi_dsi_attach(dsi);
+	if (ret < 0)
+		goto remove_panel;
+
+	return ret;
+
+remove_panel:
+	drm_panel_remove(&ctx->panel);
+
+unregister_backlight:
+	backlight_device_unregister(ctx->bl_dev);
+
+	return ret;
+}
+
+static int s6e63j0x03_remove(struct mipi_dsi_device *dsi)
+{
+	struct s6e63j0x03 *ctx = mipi_dsi_get_drvdata(dsi);
+
+	mipi_dsi_detach(dsi);
+	drm_panel_remove(&ctx->panel);
+
+	backlight_device_unregister(ctx->bl_dev);
+
+	return 0;
+}
+
+static const struct of_device_id s6e63j0x03_of_match[] = {
+	{ .compatible = "samsung,s6e63j0x03" },
+	{ }
+};
+MODULE_DEVICE_TABLE(of, s6e63j0x03_of_match);
+
+static struct mipi_dsi_driver s6e63j0x03_driver = {
+	.probe = s6e63j0x03_probe,
+	.remove = s6e63j0x03_remove,
+	.driver = {
+		.name = "panel_samsung_s6e63j0x03",
+		.of_match_table = s6e63j0x03_of_match,
+	},
+};
+module_mipi_dsi_driver(s6e63j0x03_driver);
+
+MODULE_AUTHOR("Inki Dae <inki.dae@samsung.com>");
+MODULE_AUTHOR("Hoegeun Kwon <hoegeun.kwon@samsung.com>");
+MODULE_DESCRIPTION("MIPI-DSI based s6e63j0x03 AMOLED LCD Panel Driver");
+MODULE_LICENSE("GPL v2");