From patchwork Sun Apr 21 18:40:50 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sergei Shtylyov X-Patchwork-Id: 2469191 Return-Path: X-Original-To: patchwork-linux-sh@patchwork.kernel.org Delivered-To: patchwork-process-083081@patchwork1.kernel.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by patchwork1.kernel.org (Postfix) with ESMTP id 5161A3FD40 for ; Sun, 21 Apr 2013 18:41:43 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753930Ab3DUSlm (ORCPT ); Sun, 21 Apr 2013 14:41:42 -0400 Received: from mail-la0-f41.google.com ([209.85.215.41]:53044 "EHLO mail-la0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753793Ab3DUSlm (ORCPT ); Sun, 21 Apr 2013 14:41:42 -0400 Received: by mail-la0-f41.google.com with SMTP id ee20so989598lab.28 for ; Sun, 21 Apr 2013 11:41:40 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-received:to:subject:cc:from:organization:date:mime-version :content-type:content-transfer-encoding:message-id :x-gm-message-state; bh=W92VwI0hbeBq+NJi4364Jmrk5gGBQ2OBHeoBQOR0uWk=; b=GuqQz/c5vf330XINA1rGf3/cz77Ge4OO4W64cQ1lrQ2HUBI2p9an3RspGZ92G+uA43 K6VzWCeSvgmswXlNEseaKpSVeDqil1CkE1fppwyEJsNPinGq/T3vFABNhDa2f2lze2Ry rXz68H4kfbxbg0BJdlv2K+5qZk40fHHFBVEFwdhfqR4RbAQsQK/nq3gmgT7n4hJZAEDt un2BInWT6gHJi35PHQuEiOj1Ul/5xZd3iWpIkWWzag0lGLa0jouozvaJZoO3cIdJC/Pb +URVsr+Ey2+o1YQ1vhSiPlFLxlQGGa/yCfvaVEk95T+aDYtVxsp7nuO6okvuVsb4/zpd t6Dg== X-Received: by 10.112.4.233 with SMTP id n9mr11799499lbn.63.1366569700595; Sun, 21 Apr 2013 11:41:40 -0700 (PDT) Received: from wasted.dev.rtsoft.ru (ppp91-79-94-136.pppoe.mtu-net.ru. [91.79.94.136]) by mx.google.com with ESMTPS id w6sm9687680law.8.2013.04.21.11.41.38 (version=TLSv1 cipher=RC4-SHA bits=128/128); Sun, 21 Apr 2013 11:41:39 -0700 (PDT) To: linus.walleij@linaro.org Subject: [PATCH v2 2/5] sh-pfc: r8a7778: add VIN pin groups Cc: linux-sh@vger.kernel.org, matsu@igel.co.jp, vladimir.barinov@cogentembedded.com From: Sergei Shtylyov Organization: Cogent Embedded Date: Sun, 21 Apr 2013 22:40:50 +0400 MIME-Version: 1.0 Message-Id: <201304212240.51203.sergei.shtylyov@cogentembedded.com> X-Gm-Message-State: ALoCoQm8ZKJqcB13hZw1W6bPLNWHQ8sqlbDlzs9Ub9RKHayY3a/NmeECRNAkW8uq7wxpkSyGk3PK Sender: linux-sh-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-sh@vger.kernel.org From: Vladimir Barinov Add VIN DATA[0:8]/CLK/HSYNC/VSYNC pin groups to R8A7778 PFC driver. Signed-off-by: Vladimir Barinov [Sergei: updated the copyrights.] Signed-off-by: Sergei Shtylyov Acked-by: Laurent Pinchart Acked-by: Linus Walleij --- drivers/pinctrl/sh-pfc/pfc-r8a7778.c | 74 +++++++++++++++++++++++++++++++++++ 1 file changed, 74 insertions(+) -- To unsubscribe from this list: send the line "unsubscribe linux-sh" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Index: renesas/drivers/pinctrl/sh-pfc/pfc-r8a7778.c =================================================================== --- renesas.orig/drivers/pinctrl/sh-pfc/pfc-r8a7778.c +++ renesas/drivers/pinctrl/sh-pfc/pfc-r8a7778.c @@ -3,6 +3,7 @@ * * Copyright (C) 2013 Renesas Solutions Corp. * Copyright (C) 2013 Kuninori Morimoto + * Copyright (C) 2013 Cogent Embedded, Inc. * * based on * Copyright (C) 2011 Renesas Solutions Corp. @@ -1417,6 +1418,59 @@ SCIF_PFC_DAT(scif5_data_a, TX5_A, RX5_ SCIF_PFC_PIN(scif5_data_b, RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14)); SCIF_PFC_DAT(scif5_data_b, TX5_B, RX5_B); +/* - VIN0 ------------------------------------------------------------------- */ +static const unsigned int vin0_data8_pins[] = { + /* D[0:7] */ + RCAR_GP_PIN(3, 29), RCAR_GP_PIN(3, 30), RCAR_GP_PIN(3, 31), + RCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1), RCAR_GP_PIN(4, 2), + RCAR_GP_PIN(4, 3), RCAR_GP_PIN(4, 4), +}; +static const unsigned int vin0_data8_mux[] = { + VI0_DATA0_VI0_B0_MARK, VI0_DATA1_VI0_B1_MARK, VI0_DATA2_VI0_B2_MARK, + VI0_DATA3_VI0_B3_MARK, VI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK, + VI0_DATA6_VI0_G0_MARK, VI0_DATA7_VI0_G1_MARK, +}; +static const unsigned int vin0_clk_pins[] = { + /* CLK */ + RCAR_GP_PIN(3, 24), +}; +static const unsigned int vin0_clk_mux[] = { + VI0_CLK_MARK, +}; +static const unsigned int vin0_sync_pins[] = { + /* HSYNC, VSYNC */ + RCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 28), +}; +static const unsigned int vin0_sync_mux[] = { + VI0_HSYNC_MARK, VI0_VSYNC_MARK, +}; +/* - VIN1 ------------------------------------------------------------------- */ +static const unsigned int vin1_data8_pins[] = { + /* D[0:7] */ + RCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26), RCAR_GP_PIN(3, 27), + RCAR_GP_PIN(3, 28), RCAR_GP_PIN(4, 5), RCAR_GP_PIN(4, 6), + RCAR_GP_PIN(4, 7), RCAR_GP_PIN(4, 8), +}; +static const unsigned int vin1_data8_mux[] = { + VI1_DATA0_MARK, VI1_DATA1_MARK, VI1_DATA2_MARK, + VI1_DATA3_MARK, VI1_DATA4_MARK, VI1_DATA5_MARK, + VI1_DATA6_MARK, VI1_DATA7_MARK, +}; +static const unsigned int vin1_clk_pins[] = { + /* CLK */ + RCAR_GP_PIN(4, 9), +}; +static const unsigned int vin1_clk_mux[] = { + VI1_CLK_MARK, +}; +static const unsigned int vin1_sync_pins[] = { + /* HSYNC, VSYNC */ + RCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 22), +}; +static const unsigned int vin1_sync_mux[] = { + VI1_HSYNC_MARK, VI1_VSYNC_MARK, +}; + static const struct sh_pfc_pin_group pinmux_groups[] = { SH_PFC_PIN_GROUP(hscif0_data_a), SH_PFC_PIN_GROUP(hscif0_data_b), @@ -1461,6 +1515,12 @@ static const struct sh_pfc_pin_group pin SH_PFC_PIN_GROUP(scif4_data_c), SH_PFC_PIN_GROUP(scif5_data_a), SH_PFC_PIN_GROUP(scif5_data_b), + SH_PFC_PIN_GROUP(vin0_data8), + SH_PFC_PIN_GROUP(vin0_clk), + SH_PFC_PIN_GROUP(vin0_sync), + SH_PFC_PIN_GROUP(vin1_data8), + SH_PFC_PIN_GROUP(vin1_clk), + SH_PFC_PIN_GROUP(vin1_sync), }; static const char * const hscif0_groups[] = { @@ -1533,6 +1593,18 @@ static const char * const scif5_groups[] "scif5_data_b", }; +static const char * const vin0_groups[] = { + "vin0_data8", + "vin0_clk", + "vin0_sync", +}; + +static const char * const vin1_groups[] = { + "vin1_data8", + "vin1_clk", + "vin1_sync", +}; + static const struct sh_pfc_function pinmux_functions[] = { SH_PFC_FUNCTION(hscif0), SH_PFC_FUNCTION(hscif1), @@ -1543,6 +1615,8 @@ static const struct sh_pfc_function pinm SH_PFC_FUNCTION(scif3), SH_PFC_FUNCTION(scif4), SH_PFC_FUNCTION(scif5), + SH_PFC_FUNCTION(vin0), + SH_PFC_FUNCTION(vin1), }; static struct pinmux_cfg_reg pinmux_config_regs[] = {