From patchwork Thu Feb 13 18:22:01 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Sverdlin X-Patchwork-Id: 13973892 Received: from mail-ed1-f49.google.com (mail-ed1-f49.google.com [209.85.208.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4EE3324292E for ; Thu, 13 Feb 2025 18:22:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470939; cv=none; b=GNkCVdR4aQFHmYuco65rvjXJwUUwvKbiuAOTe3cHOadDw2eWJquiqASxgImzIsbJQfdXPG91FnRkRvbQpGr4WnPhHqw78xLrMI2nhLlzRlQ1IWRDWHX8b27YZpytURJxPwJyKSZE9q9OPUlFdTrjkiwHk70KFpPX47j0wJ8d3U0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1739470939; c=relaxed/simple; bh=8CBBywWLpZizJNj+z9ZtPQd+M4YuSb4aESlsynHJ0jA=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=Fam7p770QuqHSXg/qjMg+o/DHLjca/KYEWm2lYPnCFmMKDqtwbxMFKPZ8ZQxxMOA1qDGpwtHYaPFECNOTqAiI+bRX92T5EIoJDfOvWgzLnZ6akCNDjMPKN9/S/WXs0fBXjxrrEM3F98lQZ9dgEfHaFusXtA5jrSY/Cb2SmSrfAA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=HBa3XwXE; arc=none smtp.client-ip=209.85.208.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="HBa3XwXE" Received: by mail-ed1-f49.google.com with SMTP id 4fb4d7f45d1cf-5de5e3729ecso2418353a12.0 for ; Thu, 13 Feb 2025 10:22:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1739470935; x=1740075735; darn=lists.linux.dev; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=h/E+NEERZ+H3CAvZaK4gBU0W8710bx3dRofufwUO4os=; b=HBa3XwXEk0/J27QxK+CpkjEMOtXZiM6gfEuRZ/hf2FaIQWqSOZI1wLG2GY0dEta0u8 OF8xPDUiQeYsJaD9bdkkMR9gYnbCq/abHw248lz13zXkd3V+R3M26lRhZz6xH+XW15kM R9/r4+FdpQiYBHyT5OOlJuI1sg5iFKnS+TWY/9IE+oKUeca+QA4VItXas541hUy+QtCW l+IDo/SYXr0eUbsEkquWokE6Q9PYJZDhRQLoaINjqWHHQ8WJYcRicIHzdcqbPGRYpyZL Qz56eWVOew1u0qXWzt9IgFcQXzIx1/lNo6WOwIHdO3IGq5s33LF8tCtgdK1/ryf8qBuk e3+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1739470935; x=1740075735; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=h/E+NEERZ+H3CAvZaK4gBU0W8710bx3dRofufwUO4os=; b=jw7pe6esJjZCI4gkvYXHbG04xSLC2jCVV4f+hlcP6B7+uNUuo2pDbFVIjhn0S29JN+ UmNEq1YPHxOAL5d4VWC8kSbJRGKzi/LGzBcqsGbTAvCraFpHng15ObCmoHswhckWlXk2 WMlHiG1Bypac3Ilydo/ypN9t06X2mlxJi7RPkvmOFCAvBVznFJ+C9+LJK50HiDWwW82N m4WcaoSEpe8EjdXmSJT4j2YbNqkPx8Fl2LDd1GlB0A1u4n3zXWNvMnnre/bUQ44LjeYk UZSUUSiF2c4BDuiq0ZKAKn83PvCO5XYKkCQNO91PKEhNLg0ZL44wBargxVk4jCH0LE9B K8sg== X-Gm-Message-State: AOJu0YyhQynEo0PnMdauoU7h97rVQKXxAL+oSi0tMXK8ky6Nj8FTwWWr 8c9p+xNDiMaEUhxnR/5yDAlOpxY8qlflYoWpylLOgxHjAU9b4bB4VAcoIvP2 X-Gm-Gg: ASbGncuWYFVwL1hvwc5zujTbLx+XsGEnNGgJXcHRxP1vSg/333Ljr5KnMv2lg/WAm9l iXVanIphZpc0SFiaSqZVr4kdp45Hjq6oy1tMcY+51cuU90snu6HuCb4jJcPxoCYgxm9yCu1mFRH JYMvgYKmJ8ZBvEqQphQxPUHOo3zt24p3sWzGfBR764J+YqyuGqMdQGfjOkZuq2PKBn46Z8AfRli 9J8HlKXJ+LH2Glx6i4oXmajCIy+BkrFlRqYJLgQUGxAP4vlF252fIUaf7a56hGXZkFb0qrr27gy JQzmY26lrDZOiYuutZUn6nVoz7bB X-Google-Smtp-Source: AGHT+IEINFZc6fZrjdeRXLHS2OjGj9ojjSsvveBDwdCRTKsop6kumf8PxLs+aNaP64+EA/5Ycanmxw== X-Received: by 2002:a05:6402:3905:b0:5de:be17:8 with SMTP id 4fb4d7f45d1cf-5debe17e091mr5905623a12.23.1739470935200; Thu, 13 Feb 2025 10:22:15 -0800 (PST) Received: from giga-mm.. ([2a02:1210:861b:6f00:82ee:73ff:feb8:99e3]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-5dece270a66sm1559230a12.52.2025.02.13.10.22.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Feb 2025 10:22:14 -0800 (PST) From: Alexander Sverdlin To: soc@lists.linux.dev Cc: Alexander Sverdlin , Chen Wang , Inochi Amaoto , Lee Jones , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Catalin Marinas , Will Deacon , Arnd Bergmann , Paul Walmsley , Palmer Dabbelt , Albert Ou , Sebastian Reichel , devicetree@vger.kernel.org, Haylen Chu , linux-arm-kernel@lists.infradead.org, linux-riscv@lists.infradead.org, linux-pm@vger.kernel.org, Jisheng Zhang , Chao Wei Subject: [PATCH v4 0/7] arm64 support for Milk-V Duo Module 01 EVB Date: Thu, 13 Feb 2025 19:22:01 +0100 Message-ID: <20250213182210.2098718-1-alexander.sverdlin@gmail.com> X-Mailer: git-send-email 2.48.1 Precedence: bulk X-Mailing-List: soc@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 This series adds very basic support for Milk-V Duo Module 01 EVB [1] in arm64 mode. The SoC (SG2000) is dual-arch, RiscV and ARM64, the latter has been chosen because the upstream toolchain can be utilized. Sophgo SG2000 seems to be a continuation of the Cvitek CV18xx series, same peripherals with an addition of ARM64 core. Therefore it would be beneficial not to copy-paste the peripherals' device-tree, but rather split the most suitable riscv DT into ARCH-specific and peripherals parts and just include the latter on the arm64 side. This series adds the device-tree for Milk-V Duo Module 01 EVB, which in turn contains Milk-V Duo Module 01 (separate .dtsi) on it, which has SG2000 SoC inside (separate .dtsi). This series has been tested with Sophgo-provided U-Boot binary [2]: it boots from SD card; pinctrl, serial, GPIO drivers are functional (same as for RiscV-based CV18xx SoCs). Partial SoC documentation is available [3]. This series lacks the support of: - USB - Audio - Ethernet - WiFi - Bluetooth - eMMC - Video - "reboot" functionality It would probably make sense that the series will go into ARM SOC tree. Changelog: v4: - minimized patch 1/7 (cleanups dropped) - cv18xx-cpu-intc.dtsi instead of cv18xx-cpu.dtsi+cv18xx-intc.dtsi in patch 1/7 v3: - &cpus node has been moved into cv18xx-cpu.dtsi, &plic and &clint nodes were moved into cv18xx-intc.dtsi to reduce code duplication; v2: - dropped all patches related to the new reboot driver and corresponding DT and bindings; - grouped DT-related and config-related patches together; - added patch moving sophgo.yaml from riscv into soc (to share it with ARM); added SG2000 SoC and Milk-V Duo Module 01 EVB into it; - other changes are documented in the corresponding patches; [1] https://milkv.io/docs/duo/getting-started/duo-module-01 [2] https://github.com/milkv-duo/duo-buildroot-sdk-v2/releases/ [3] https://github.com/sophgo/sophgo-doc/releases/download/sg2000-trm-v1.01/sg2000_trm_en.pdf Alexander Sverdlin (7): riscv: dts: sophgo: cv18xx: Move RiscV-specific part into SoCs' .dtsi files dt-bindings: soc: sophgo: Move SoCs/boards from riscv into soc, add SG2000 arm64: dts: sophgo: Add initial SG2000 SoC device tree arm64: dts: sophgo: Add Duo Module 01 arm64: dts: sophgo: Add Duo Module 01 Evaluation Board arm64: Add SOPHGO SOC family Kconfig support arm64: defconfig: Enable rudimentary Sophgo SG2000 support .../{riscv => soc/sophgo}/sophgo.yaml | 7 +- arch/arm64/Kconfig.platforms | 6 ++ arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/sophgo/Makefile | 2 + .../sophgo/sg2000-milkv-duo-module-01-evb.dts | 31 +++++++ .../sophgo/sg2000-milkv-duo-module-01.dtsi | 85 +++++++++++++++++ arch/arm64/boot/dts/sophgo/sg2000.dtsi | 75 +++++++++++++++ arch/arm64/configs/defconfig | 4 + arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 5 + arch/riscv/boot/dts/sophgo/cv1812h.dtsi | 5 + arch/riscv/boot/dts/sophgo/cv181x.dtsi | 2 +- .../boot/dts/sophgo/cv18xx-cpu-intc.dtsi | 54 +++++++++++ arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 91 +++++-------------- arch/riscv/boot/dts/sophgo/sg2002.dtsi | 5 + 14 files changed, 303 insertions(+), 70 deletions(-) rename Documentation/devicetree/bindings/{riscv => soc/sophgo}/sophgo.yaml (80%) create mode 100644 arch/arm64/boot/dts/sophgo/Makefile create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts create mode 100644 arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-cpu-intc.dtsi