From patchwork Thu Jul 30 13:00:42 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Palmer X-Patchwork-Id: 11693009 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id E66BA138A for ; Thu, 30 Jul 2020 13:02:35 +0000 (UTC) Received: by mail.kernel.org (Postfix) id DE62821744; Thu, 30 Jul 2020 13:02:35 +0000 (UTC) Delivered-To: soc@kernel.org Received: from mail-pl1-f193.google.com (mail-pl1-f193.google.com [209.85.214.193]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id B99D621D95 for ; Thu, 30 Jul 2020 13:02:35 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=0x0f.com header.i=@0x0f.com header.b="DzRfY/Pl" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org B99D621D95 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=0x0f.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=daniel@0x0f.com Received: by mail-pl1-f193.google.com with SMTP id u10so4554794plr.7 for ; Thu, 30 Jul 2020 06:02:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=0x0f.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=CQXDaPRMT2Knve/W75mxDsq7AYy8/2i6BlEqeNHe2LA=; b=DzRfY/PlB7jme2woTtQhljw2ldEn1o/2IjXE5fMPsbTKe7eIqBcP+rsvpAa6K4VxBq r56S3C7ATRX4fbhGk4K/fQbHxnI0+hgie25kv8UUvoHn5vKlnZ7+WTsfaet6GKZKtaND px2tQDZnBza8iHqPatpOyKFRK78pKCil2r4/Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=CQXDaPRMT2Knve/W75mxDsq7AYy8/2i6BlEqeNHe2LA=; b=C2DjhyPQMYgXm/aZnrrFAY34HzYeZzCoBhWN86GskBUIBN/LM4+R6NKGcczQtVRZ7m fXdjGPXhgzeHhtZuxCDFyDOGw0WXYmPPKk1fzZqzns/TH9cfB/1SkXoMmTfwX7wVixNK 794PraYgHukZyPIASge0SCIAvedBVYBcr/csmyJuepF7VjVcAl7GytnRGDttQrRWgB+1 RkQJNPi+8LRVnae5AUje7+F4A1EvdsHDiwapCW2IKWMZCYIjx2IFBSHXLOiINPNX2lYg mnR8EeSy0/+Yvkr2CO9yN1lZ+a/DV7G7a4HOJUrYGVqKGptnV4dar6IlkVgA9cW+Mb76 KqOg== X-Gm-Message-State: AOAM532Vuj7kkDTVx4pYjpILgl96+ml+KCDO02eaPuCQPiicOC1CUdp/ NE7D1u1WCv60XJpcwZvhWZ/S7K8VMu4= X-Google-Smtp-Source: ABdhPJyIpTrjirSM42AIRDjJTRvxM3JjBUd4U2OivfIkORi7zAWcv+nifY2e81XEdhi+AaHs+hjAgg== X-Received: by 2002:a17:902:9042:: with SMTP id w2mr33492092plz.9.1596114154322; Thu, 30 Jul 2020 06:02:34 -0700 (PDT) Received: from shiro.work (p532183-ipngn200506sizuokaden.shizuoka.ocn.ne.jp. [153.199.2.183]) by smtp.googlemail.com with ESMTPSA id b13sm6758704pgd.36.2020.07.30.06.02.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Jul 2020 06:02:33 -0700 (PDT) From: Daniel Palmer List-Id: To: soc@kernel.org Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux@armlinux.org.uk, w@1wt.eu, Daniel Palmer Subject: [RFC PATCH 1/3] dt: bindings: interrupt-controller: Add binding description for msc313-intc Date: Thu, 30 Jul 2020 22:00:42 +0900 Message-Id: <20200730130044.2037509-2-daniel@0x0f.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200730130044.2037509-1-daniel@0x0f.com> References: <20200730130044.2037509-1-daniel@0x0f.com> MIME-Version: 1.0 Adds a YAML description of the binding for the msc313-intc. Signed-off-by: Daniel Palmer Tested-by: Willy Tarreau --- .../mstar,msc313-intc.yaml | 79 +++++++++++++++++++ MAINTAINERS | 1 + 2 files changed, 80 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml new file mode 100644 index 000000000000..e87c72d452c3 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml @@ -0,0 +1,79 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2020 thingy.jp. +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/interrupt-controller/mstar,msc313-intc.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: MStar/SigmaStar ARMv7 SoC Interrupt Controller Device Tree Bindings + +maintainers: + - Daniel Palmer + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + "#interrupt-cells": + const: 2 + + compatible: + enum: + - mstar,msc313-intc-irq + - mstar,msc313-intc-fiq + + reg: + maxItems: 1 + + interrupt-controller: true + + mstar,gic-offset: + description: + Offset added to the intc irq number to get the parent GIC irq. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - minimum: 0 + maximum: 255 + + mstar,nr-interrupts: + description: + Number of interrupt lines this intc has. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - minimum: 0 + maximum: 255 + +required: + - "#interrupt-cells" + - compatible + - reg + - interrupt-controller + - mstar,gic-offset + - mstar,nr-interrupts + +additionalProperties: false + +examples: + - | + intc_fiq: intc@201310 { + compatible = "mstar,msc313-intc-fiq"; + interrupt-controller; + reg = <0x201310 0x40>; + #interrupt-cells = <2>; + interrupt-parent = <&gic>; + mstar,gic-offset = <96>; + mstar,nr-interrupts = <32>; + }; + + - | + intc_irq: intc@201350 { + compatible = "mstar,msc313-intc-irq"; + interrupt-controller; + reg = <0x201350 0x40>; + #interrupt-cells = <2>; + interrupt-parent = <&gic>; + mstar,gic-offset = <32>; + mstar,nr-interrupts = <64>; + }; + +... diff --git a/MAINTAINERS b/MAINTAINERS index 9b35edac7ef7..cf64b4b90222 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2140,6 +2140,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Maintained W: http://linux-chenxing.org/ F: Documentation/devicetree/bindings/arm/mstar/* +F: Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml F: arch/arm/boot/dts/infinity*.dtsi F: arch/arm/boot/dts/mercury*.dtsi F: arch/arm/boot/dts/mstar-v7.dtsi