Message ID | 20241025035520.1841792-3-quic_mmanikan@quicinc.com (mailing list archive) |
---|---|
State | Changes Requested |
Headers | show
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95CCF1DFD8; Fri, 25 Oct 2024 04:11:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729829509; cv=none; b=EClP3eiw78jcfyiyg69OD+Q/jyqjGWZFDbhKkDasC5ttE17jFe5uEpsGLXqI8blWdyh7xuZll98mtsMN7h4SxGz7cUDHwwhEStu8YZTMasmJlrUioYGGHIP16MnOwu4C9ZKlyt8P/f3FYbReqV+71VyfYfmj9iMFJq4oPL2F1tA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1729829509; c=relaxed/simple; bh=gAsx3/kBC32Fwd7psSxhcq4OCbrCBhM6KQvnOzzIuNA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=gSlsySnYfcDb0/FYSeLPUQJ0kJFibYOu2XD2+mvewU8soV5i2CP2LLNqFM2G52AdEDDqxBA6DhPyUUPmSwMzAEyxS9MpO7MnlpIyvKmL4Knlh3LMayhswb60q4U4MBB2WnPo7hH5ookXrBgsMciN5j5KXpQbeZt9UgvUmf4TeyY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=o6NwZFzc; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="o6NwZFzc" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 49OL32Ko018568; Fri, 25 Oct 2024 03:55:58 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= HwMWhgwUsncIvAoBDC7Sn1syFgKztW5s/fFhnZ/XXvc=; b=o6NwZFzcmIKkNfXk WQrHYaeSPxDZGqNSNdBaHeHXu1AjVMIaeYEeNLBbhS3cUHoTsECeerCfFbu0deSK 0H4SCYFcOAnM+KD4ELG30kzoQBxZAyRdGtRvBvL6k90QqfX7RYZnCucDpJsZqcWe NoFMtERLarALlXD/Bcl9rz22njn86aeZT+WlpHngVNTy49JNqK1ReW/ULDjisYKc FgkmcnF5Nf0xAQrTKpDP3oqZBw3T32Ontan0k6/Phx/3jtQ6Dlosh5EfCsHkxffy My7cmhX11yciBEZ5iPeKeVo+BwNtKzIpW7ufa8enLoGLbHkKeaVi5Bw1QwFeEwqt Z4yYoQ== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 42em66fp88-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Oct 2024 03:55:58 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 49P3tvQB000682 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 25 Oct 2024 03:55:57 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 24 Oct 2024 20:55:50 -0700 From: Manikanta Mylavarapu <quic_mmanikan@quicinc.com> To: <andersson@kernel.org>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <robh@kernel.org>, <krzk+dt@kernel.org>, <conor+dt@kernel.org>, <konradybcio@kernel.org>, <catalin.marinas@arm.com>, <will@kernel.org>, <p.zabel@pengutronix.de>, <richardcochran@gmail.com>, <geert+renesas@glider.be>, <dmitry.baryshkov@linaro.org>, <angelogioacchino.delregno@collabora.com>, <neil.armstrong@linaro.org>, <arnd@arndb.de>, <nfraprado@collabora.com>, <quic_anusha@quicinc.com>, <quic_mmanikan@quicinc.com>, <linux-arm-msm@vger.kernel.org>, <linux-clk@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <netdev@vger.kernel.org> CC: <quic_srichara@quicinc.com>, <quic_varada@quicinc.com> Subject: [PATCH v8 2/7] dt-bindings: clock: gcc-ipq9574: Add definition for GPLL0_OUT_AUX Date: Fri, 25 Oct 2024 09:25:15 +0530 Message-ID: <20241025035520.1841792-3-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241025035520.1841792-1-quic_mmanikan@quicinc.com> References: <20241025035520.1841792-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: netdev@vger.kernel.org List-Id: <netdev.vger.kernel.org> List-Subscribe: <mailto:netdev+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:netdev+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: 6_2x5gh4TVYwVh4gAYn0Vlr_Rdb26_tu X-Proofpoint-GUID: 6_2x5gh4TVYwVh4gAYn0Vlr_Rdb26_tu X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 adultscore=0 phishscore=0 impostorscore=0 malwarescore=0 mlxlogscore=999 suspectscore=0 clxscore=1015 mlxscore=0 bulkscore=0 priorityscore=1501 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2409260000 definitions=main-2410250026 |
Series |
Add NSS clock controller support for IPQ9574
|
expand
|
Context | Check | Description |
---|---|---|
netdev/tree_selection | success | Not a local patch |
diff --git a/include/dt-bindings/clock/qcom,ipq9574-gcc.h b/include/dt-bindings/clock/qcom,ipq9574-gcc.h index 52123c5a09fa..05ef3074c9da 100644 --- a/include/dt-bindings/clock/qcom,ipq9574-gcc.h +++ b/include/dt-bindings/clock/qcom,ipq9574-gcc.h @@ -220,4 +220,5 @@ #define GCC_PCIE1_PIPE_CLK 211 #define GCC_PCIE2_PIPE_CLK 212 #define GCC_PCIE3_PIPE_CLK 213 +#define GPLL0_OUT_AUX 214 #endif