From patchwork Wed Aug 7 07:44:56 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bin Meng X-Patchwork-Id: 11081367 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 55016912 for ; Wed, 7 Aug 2019 07:46:40 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 44214287A8 for ; Wed, 7 Aug 2019 07:46:40 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 3652C287E9; Wed, 7 Aug 2019 07:46:40 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-5.0 required=2.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, DKIM_INVALID,DKIM_SIGNED,FREEMAIL_FROM,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED autolearn=ham version=3.3.1 Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 9D4BF287A8 for ; Wed, 7 Aug 2019 07:46:39 +0000 (UTC) Received: from localhost ([::1]:37730 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1hvGec-0002jU-V4 for patchwork-qemu-devel@patchwork.kernel.org; Wed, 07 Aug 2019 03:46:39 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:36387) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1hvGdZ-0000t2-5b for qemu-devel@nongnu.org; Wed, 07 Aug 2019 03:45:34 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hvGdX-0007yK-M9 for qemu-devel@nongnu.org; Wed, 07 Aug 2019 03:45:33 -0400 Received: from mail-pl1-x643.google.com ([2607:f8b0:4864:20::643]:34035) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hvGdX-0007xv-DY; Wed, 07 Aug 2019 03:45:31 -0400 Received: by mail-pl1-x643.google.com with SMTP id i2so39503900plt.1; Wed, 07 Aug 2019 00:45:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:subject:date:message-id; bh=5KKX/195QHHF8cRZr+Aeq7ChVBsad3CMSDbAFQ9jEPo=; b=PVwJ8xylobLyveMuS70unV4nBdGc75Sb0WYKKAQvoGE06O9qjMWOB0N2NjJ3k/sGIp 7XE7Snb7B13asS/xyIl+oII5B7dcH8tZ+nUarkyV/GdmEUiQu4lj88h0beS1/1EnjW4V pIbZvHywWr6zeIlpRnt9gmVoXJyu0TsIG+meeN1lvlfcJETyAYygIBen7dzRR7kdPERM pyQ1CbwlCDA1hqGziGDx5pNXN3ZxU2j20DE8AcBiKcKcumsxnUjpDSkUapxg3LM+x82h UoMKUDH4OL+mrHWkD5cEzoPOxNndACw2sylJx6aK4hnxCbH+w4c8fcK8+4bB8I+DucIS F3aA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id; bh=5KKX/195QHHF8cRZr+Aeq7ChVBsad3CMSDbAFQ9jEPo=; b=bK9jOvDar3pS3RmWTvQ4rg+UN06VVWWDTADuwqMYwvEoIyZ2iX/HgPrr3Dq5j70Tj1 IJf/UyB/Hj6XqVES5KP0ezTE5J7H0HvzFUn+itMTULj4Fp2kez8tBHaoOVKAPHL9jUDv sFFg7MTl0JSF93rxQ7ASaVPZA5vOrcMnYVE2PybZVL+08kWNqt5EU1V4F9NzyfNMkVyQ UBTmPtae3M+6G8C+Mc+iWIxLAAYESyRUoMGKWQvlP4I3LXcsXrWSoydLaGexKjxeQ11e OjaZwKANzmSBPJF9OzLdDWlU7uH5YOyzVJt5ldzGLIyjBZjb78u41TvQPyY0myTHYhbr pdxg== X-Gm-Message-State: APjAAAVEYpNucehixinor9yY6/dA7G+4FAtWMUABkgzzs+4yHw8yGlgZ +yOsvbT+UpF6AkGaaACFYrg= X-Google-Smtp-Source: APXvYqzcIx177Lz54QdywQAfnaDsXGaXJLJJqDSzGRoXYoz0NfPd463/qRHYv/pNWDHnF9yuifFqzA== X-Received: by 2002:a63:3805:: with SMTP id f5mr5895141pga.272.1565163929885; Wed, 07 Aug 2019 00:45:29 -0700 (PDT) Received: from localhost.localdomain (unknown-224-80.windriver.com. [147.11.224.80]) by smtp.gmail.com with ESMTPSA id l44sm20154449pje.29.2019.08.07.00.45.28 (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 07 Aug 2019 00:45:29 -0700 (PDT) From: Bin Meng To: Alistair Francis , Bastian Koppelmann , Palmer Dabbelt , Sagar Karandikar , qemu-devel@nongnu.org, qemu-riscv@nongnu.org Date: Wed, 7 Aug 2019 00:44:56 -0700 Message-Id: <1565163924-18621-1-git-send-email-bmeng.cn@gmail.com> X-Mailer: git-send-email 1.7.1 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::643 Subject: [Qemu-devel] [PATCH v2 00/28] riscv: sifive_u: Improve the emulation fidelity of sifive_u machine X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" X-Virus-Scanned: ClamAV using ClamSMTP As of today, the QEMU 'sifive_u' machine is a special target that does not boot the upstream OpenSBI/U-Boot firmware images built for the real SiFive HiFive Unleashed board. Hence OpenSBI supports a special platform "qemu/sifive_u". For U-Boot, the sifive_fu540_defconfig is referenced in the OpenSBI doc as its payload, but that does not boot at all due to various issues in current QEMU 'sifive_u' machine codes. This series aims to improve the emulation fidelity of sifive_u machine, so that the upstream OpenSBI, U-Boot and kernel images built for the SiFive HiFive Unleashed board can be used out of the box without any special hack. The major changes include: - Heterogeneous harts creation supported, so that we can create a CPU that exactly mirrors the real hardware: 1 E51 + 4 U54. - Implemented a PRCI model for FU540 - Implemented an OTP model for FU540, primarily used for storing serial number of the board - Fixed GEM support that was seriously broken on sifive_u - Synced device tree with upstream Linux kernel on sifive_u - Adding initramfs loading support on sifive_u OpenSBI v0.4 image built for sifive/fu540 is included as the default bios image for 'sifive_u' machine. The series is tested against OpenSBI v0.4 image for sifive/fu540 paltform, U-Boot v2019.10-rc1 image for sifive_fu540_defconfig, and Linux kernel v5.3-rc3 image with the following patch: macb: Update compatibility string for SiFive FU540-C000 https://patchwork.kernel.org/patch/11050003/ OpenSBI + U-Boot, ping/tftpboot with U-Boot MACB driver works well. Boot Linux 64-bit defconfig image, verified that system console on the serial 0 and ping host work pretty well. Changes in v2: - fixed the "interrupts-extended" property size - update the file header to indicate at least 2 harts are created - use create_unimplemented_device() to create the GEM management block instead of sifive_mmio_emulate() - add "phy-handle" property to the ethernet node - keep the PLIC compatible string unchanged as OpenSBI uses that for DT fix up - drop patch "riscv: sifive: Move sifive_mmio_emulate() to a common place" - new patch "riscv: sifive_e: Drop sifive_mmio_emulate()" Bin Meng (28): riscv: hw: Remove superfluous "linux,phandle" property riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell riscv: Add a sifive_cpu.h to include both E and U cpu type defines riscv: hart: Extract hart realize to a separate routine riscv: hart: Support heterogeneous harts population riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC riscv: sifive_u: Set the minimum number of cpus to 2 riscv: sifive_u: Update PLIC hart topology configuration string riscv: sifive_u: Update UART base addresses riscv: sifive_u: Remove the unnecessary include of prci header riscv: sifive: Rename sifive_prci.{c,h} to sifive_e_prci.{c,h} riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming riscv: sifive_e: prci: Update the PRCI register block size riscv: sifive: Implement PRCI model for FU540 riscv: sifive_u: Generate hfclk and rtcclk nodes riscv: sifive_u: Add PRCI block to the SoC riscv: sifive_u: Change UART node name in device tree riscv: hw: Implement a model for SiFive FU540 OTP riscv: sifive_u: Instantiate OTP memory with a serial number riscv: roms: Update default bios for sifive_u machine riscv: sifive_u: Update UART and ethernet node clock properties riscv: sifive_u: Generate an aliases node in the device tree riscv: sifive_u: Fix broken GEM support riscv: sifive_u: Support loading initramfs riscv: hw: Remove not needed PLIC properties in device tree riscv: sifive_e: Drop sifive_mmio_emulate() riscv: virt: Change create_fdt() to return void riscv: sifive_u: Update model and compatible strings in device tree hw/riscv/Makefile.objs | 4 +- hw/riscv/riscv_hart.c | 75 ++++++-- hw/riscv/sifive_e.c | 27 ++- hw/riscv/{sifive_prci.c => sifive_e_prci.c} | 16 +- hw/riscv/sifive_u.c | 186 ++++++++++++++------ hw/riscv/sifive_u_otp.c | 194 +++++++++++++++++++++ hw/riscv/sifive_u_prci.c | 163 +++++++++++++++++ hw/riscv/virt.c | 40 ++--- include/hw/riscv/sifive_cpu.h | 31 ++++ include/hw/riscv/sifive_e.h | 7 +- .../hw/riscv/{sifive_prci.h => sifive_e_prci.h} | 16 +- include/hw/riscv/sifive_u.h | 15 +- include/hw/riscv/sifive_u_otp.h | 90 ++++++++++ include/hw/riscv/sifive_u_prci.h | 100 +++++++++++ pc-bios/opensbi-riscv64-sifive_u-fw_jump.bin | Bin 40968 -> 45064 bytes roms/Makefile | 4 +- 16 files changed, 828 insertions(+), 140 deletions(-) rename hw/riscv/{sifive_prci.c => sifive_e_prci.c} (88%) create mode 100644 hw/riscv/sifive_u_otp.c create mode 100644 hw/riscv/sifive_u_prci.c create mode 100644 include/hw/riscv/sifive_cpu.h rename include/hw/riscv/{sifive_prci.h => sifive_e_prci.h} (80%) create mode 100644 include/hw/riscv/sifive_u_otp.h create mode 100644 include/hw/riscv/sifive_u_prci.h