From patchwork Wed Oct 17 21:39:28 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Edgar E. Iglesias" X-Patchwork-Id: 10646091 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id D7856157A for ; Wed, 17 Oct 2018 21:41:00 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id C0DDE28A5E for ; Wed, 17 Oct 2018 21:41:00 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id BF10828A8B; Wed, 17 Oct 2018 21:41:00 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.0 required=2.0 tests=BAYES_00,DKIM_ADSP_CUSTOM_MED, DKIM_INVALID,DKIM_SIGNED,FREEMAIL_FROM,FSL_HELO_FAKE,MAILING_LIST_MULTI, RCVD_IN_DNSWL_HI autolearn=ham version=3.3.1 Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 2536428A5E for ; Wed, 17 Oct 2018 21:40:59 +0000 (UTC) Received: from localhost ([::1]:39205 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gCtYo-0008F7-GF for patchwork-qemu-devel@patchwork.kernel.org; Wed, 17 Oct 2018 17:40:58 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:52190) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gCtXc-0007E4-7g for qemu-devel@nongnu.org; Wed, 17 Oct 2018 17:39:45 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gCtXW-0007tK-OC for qemu-devel@nongnu.org; Wed, 17 Oct 2018 17:39:42 -0400 Received: from mail-lj1-x243.google.com ([2a00:1450:4864:20::243]:40813) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gCtXW-0007rw-2B; Wed, 17 Oct 2018 17:39:38 -0400 Received: by mail-lj1-x243.google.com with SMTP id r83-v6so25746993ljr.7; Wed, 17 Oct 2018 14:39:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=rPcIZlxKm3/18DLiAG5aTqK/iiP50srRilbHJAJW0Hc=; b=psBX6o1zReBDWpy/0v9+Bm21Dc2HYt8R59iFKJHBtt7Ngd416rBTAFMMHgqGKlvP/h /A9RZvM0+HPgNQ/52Xcnncvfh6N4HX02cJdc5zQ8rDld38ZnCh2qlyB5he4W9hhI34p0 sw4Ryu1ULCDCJFdoxK9guUvT8mNdfN0vG2hgNzUSGdU/q6A0QcLPIuLdXmNoMgj4OAs8 +MiQvXwmKE6ViOyYPA0hOqnLEFTlqr9awohtazL3XeL0p9XhTBs+OlKrwZMCyVNaByO4 kqn7HQVgdLKXrWXYyJ/Ui6pio775xcQGG6AEaK1LO/42IzlnNXEiJwQNuetao2QUe3j3 Qdow== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=rPcIZlxKm3/18DLiAG5aTqK/iiP50srRilbHJAJW0Hc=; b=QnPi70wbbTl3ux7mqNDQms05Mvya9ZztYduf7OLJKh/70toaSfXjPeBEZi+bhC1NaV Vz72m5Vo8T+EVs8ol6jrGbGNEIyIS2KlCaBk2m3DlaCjAukPz5o/b9HxOSQK+HkoImAG V+dAzPbytgQmkfMlHewUVGAByCHgM9Y2XpeLBJz//c6DCY1N+1tAWfxZ4rx2nR9EcxgY W7xpw2Jpu57O330PPU/Lox8qM0iLH1ZBkyKyyJtr9upFZeswMOhsY/OReZAw+xpJL+uP rlYDzgNyG8Jo0yumyesWF1VrABD8IvOK5LjKhgWOVvxxKHpqAVQ+xV2ssi1lOTfRZvat DOUw== X-Gm-Message-State: ABuFfohYMqG8ZoFyBbQ3QCqoltJ3XN/abj7H3PwloSrjiXYGO1bq1mwy rh2/1iI738xYAa7TktOJF9JEmjWj X-Google-Smtp-Source: ACcGV60QiNsQ2qB6u3GASLytzo8wy0XCipGH47VE7OoQI+AQ63JCZ2283opIhmro0NsStEFzA1rjtQ== X-Received: by 2002:a2e:9d05:: with SMTP id t5-v6mr5426881lji.57.1539812374445; Wed, 17 Oct 2018 14:39:34 -0700 (PDT) Received: from gmail.com (81-231-232-130-no39.tbcn.telia.com. [81.231.232.130]) by smtp.gmail.com with ESMTPSA id 71-v6sm4382526lja.90.2018.10.17.14.39.32 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 17 Oct 2018 14:39:32 -0700 (PDT) From: "Edgar E. Iglesias" To: qemu-devel@nongnu.org, qemu-arm@nongnu.org Date: Wed, 17 Oct 2018 23:39:28 +0200 Message-Id: <20181017213932.19973-1-edgar.iglesias@gmail.com> X-Mailer: git-send-email 2.17.1 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::243 Subject: [Qemu-devel] [PATCH v3 0/4] arm: Add first models of Xilinx Versal SoC X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: figlesia@xilinx.com, peter.maydell@linaro.org, sstabellini@kernel.org, edgar.iglesias@xilinx.com, sai.pavan.boddu@xilinx.com, frasse.iglesias@gmail.com, alistair@alistair23.me, richard.henderson@linaro.org, frederic.konrad@adacore.com, philmd@redhat.com Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" X-Virus-Scanned: ClamAV using ClamSMTP From: "Edgar E. Iglesias" This patch series adds initial support for Xilinx's Versal SoC. Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortex-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency. More info can be found here: https://www.xilinx.com/news/press/2018/xilinx-unveils-versal-the-first-in-a-new-category-of-platforms-delivering-rapid-innovation-with-software-programmability-and-scalable-ai-inference.html In QEMU we'd like to have a virtual developer board with the Versal SoC and a selected set of peripherals under the control of QEMU. We'd like to gradually extend this board as QEMU gains more support for Versal hardware components. QEMU will generate a device-tree describing only the components it supports and includes in the virtual dev board. Before adding Versal support, this series starts with a few fixes to the GEM that I ran into when running recent kernels on the Versal and ZynqMP models. I also noticed a problem with HVC insns not being enabled when using QEMU's PSCI implementation on CPU's with EL2 and EL3 enabled. This causes problems for Linux/KVM guests, also fixed in this series. Best regards, Edgar ChangeLog: v2 -> v3: * Fix DESCONF6 queue mask generation for GEMs with only one queue. v1 -> v2: * Spell out OCM as On Chip Memory * apperture -> aperture * Remove copy+pasted virt board comment * Remove VMSD for Versal SoC (with a comment on why it's not needed) * Embedd AddressSpace dma object in GEM * Remove debug left-overs in arm-powerctl * Enable PMU in Cortex-A72 * Rename cortex_a57_a53_cp_reginfo -> cortex_a72_a57_a53_cp_reginfo Edgar E. Iglesias (4): net: cadence_gem: Announce availability of priority queues net: cadence_gem: Announce 64bit addressing support hw/arm: versal: Add a model of Xilinx Versal SoC hw/arm: versal: Add a virtual Xilinx Versal board default-configs/aarch64-softmmu.mak | 1 + hw/arm/Makefile.objs | 1 + hw/arm/xlnx-versal-virt.c | 494 ++++++++++++++++++++++++++++ hw/arm/xlnx-versal.c | 324 ++++++++++++++++++ hw/net/cadence_gem.c | 9 +- include/hw/arm/xlnx-versal.h | 122 +++++++ 6 files changed, 950 insertions(+), 1 deletion(-) create mode 100644 hw/arm/xlnx-versal-virt.c create mode 100644 hw/arm/xlnx-versal.c create mode 100644 include/hw/arm/xlnx-versal.h