From patchwork Sat Jul 11 11:06:35 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Max Filippov X-Patchwork-Id: 11657851 Return-Path: Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id B5F7A13B4 for ; Sat, 11 Jul 2020 11:08:43 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 6CDF020725 for ; Sat, 11 Jul 2020 11:08:43 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="PSLQbGIL" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 6CDF020725 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Received: from localhost ([::1]:34774 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1juDN4-0005x8-DV for patchwork-qemu-devel@patchwork.kernel.org; Sat, 11 Jul 2020 07:08:42 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:52594) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1juDMD-0004Dx-NL for qemu-devel@nongnu.org; Sat, 11 Jul 2020 07:07:49 -0400 Received: from mail-pj1-x1041.google.com ([2607:f8b0:4864:20::1041]:52289) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1juDMC-0006MJ-14 for qemu-devel@nongnu.org; Sat, 11 Jul 2020 07:07:49 -0400 Received: by mail-pj1-x1041.google.com with SMTP id gc9so3697771pjb.2 for ; Sat, 11 Jul 2020 04:07:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=xwDThw6kKRYLNknkG88sJ2lOTQpUK90DuaqqNzyKFn4=; b=PSLQbGILQ6+L0ndm1nRZ/69bZf++XtzjpW/Lf5Ym3Xv/7Z+yZnC4AeuC1OHTVclima Rg1zSM+ZNBXMA5E6ZoNaykqBqF2+ioIIjU7rbIgylmC8vLhUaE/e7N2QkBCETU/s3dvz In3z57mufovQpEfJVwBgazcHA0b2IemoHtEEX139d84DsFAGMQRdoOgjRBfQqs4tbeaJ LAi4fDUfk/hx3i9bGZP9GMOgkQ2YtVH+q9CxFUbjm6y2N5EJkZvvfPPXD+EQqbPK2CiA HC/gkuT/hdLkkhwT1EuHwLe/I78ikSmEJ939ODdT+UB8mmJar7dxk4ZU5DkmyhZXZDDq jypw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=xwDThw6kKRYLNknkG88sJ2lOTQpUK90DuaqqNzyKFn4=; b=txuzQdS0aMr+gt5tPF7MPHBYIvShV5k17B6/0fLFFjwcpcpomjpIWAeY+ep0hWCEMH uNTY7Cjxf0t1+091Ulbh1HR8vHKZTcSchvyaJQun/xYtWaReKSASta6XJssIh5zx4qhr e05coMj+Cgmln+jIkKGaRINNQHQdhRHnNBz52m8+eVHqs9/8lotNXnb18Eq/fHGzUBIY oH87Wjaqhk4A2JEYBC/ZS8QTX84swOLRxsg81AAhPKse5gtgt5FRY46q2a5d2E2J+SM+ XxTF24mpaPoSelRXJ7cn32uBbMxncDFBaDoVwRmDpftoKSkBB0Kvepe3me0pxyLcpTHi UQBA== X-Gm-Message-State: AOAM532NdJHUjPMqKJQL9qmWMmQVsTO7p/S85F2e8vbQ6wUlUOMDmLWG Ep9rg1IY5mFrAsjOvkKnGfNp2nhx X-Google-Smtp-Source: ABdhPJzka/kiVN9GoA3sAdJfMWNquALTAuObzswS2kQ9ihkVHZlKTwxkzM2MNyNdKI2S/mqJYrA6oA== X-Received: by 2002:a17:90a:1f08:: with SMTP id u8mr10600746pja.154.1594465665994; Sat, 11 Jul 2020 04:07:45 -0700 (PDT) Received: from octofox.hsd1.ca.comcast.net ([2601:641:400:e00:19b7:f650:7bbe:a7fb]) by smtp.gmail.com with ESMTPSA id m31sm8925826pjb.52.2020.07.11.04.07.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 11 Jul 2020 04:07:45 -0700 (PDT) From: Max Filippov To: qemu-devel@nongnu.org Subject: [PATCH v4 00/22] target/xtensa: implement double precision FPU Date: Sat, 11 Jul 2020 04:06:35 -0700 Message-Id: <20200711110655.20287-1-jcmvbkbc@gmail.com> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::1041; envelope-from=jcmvbkbc@gmail.com; helo=mail-pj1-x1041.google.com X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache. That's all we know. X-Spam_score_int: -5 X-Spam_score: -0.6 X-Spam_bar: / X-Spam_report: (-0.6 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, FROM_LOCAL_NOVOWEL=0.5, HK_RANDOM_ENVFROM=0.001, HK_RANDOM_FROM=1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, URIBL_BLOCKED=0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Max Filippov , Richard Henderson Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" Hello, this series implements double precision floating point unit option for target/xtensa, updates FPU tests and adds two new CPU cores, one with FPU2000 option and one with DFPU option. It is tagged xtensa-5.1-dfp-v4 in the qemu-xtensa tree at git://github.com/OSLL/qemu-xtensa.git I don't post the last two patches as they are too big for the list, they can be found in the git tree mentioned above. Changes v3->v4: - split DFPU option addition into a separate patch, change DFP unit detection logic - avoid calling set_use_first_nan on every FPU operation in FPU2000 and single-precision only DFPU configurations Changes v2->v3: - handle infzero case in pickNaNMulAdd properly and reword commit message - add more infzero tests for FPU2000 and DFPU - fix test names in test_dfp0_arith.S - add licenses to newly imported cores - rename DE_233L_FPU to de233_fpu to be more consistent with other core names Changes v1->v2: - use inline function for no_signaling_nans property to allow for constant folding on architectures that have this property fixed. Max Filippov (22): softfloat: make NO_SIGNALING_NANS runtime property softfloat: pass float_status pointer to pickNaN softfloat: add xtensa specialization for pickNaNMulAdd target/xtensa: add geometry to xtensa_get_regfile_by_name target/xtensa: support copying registers up to 64 bits wide target/xtensa: rename FPU2000 translators and helpers target/xtensa: move FSR/FCR register accessors target/xtensa: don't access BR regfile directly target/xtensa: add DFPU option target/xtensa: add DFPU registers and opcodes target/xtensa: implement FPU division and square root tests/tcg/xtensa: fix test execution on ISS tests/tcg/xtensa: update test_fp0_arith for DFPU tests/tcg/xtensa: expand madd tests tests/tcg/xtensa: update test_fp0_conv for DFPU tests/tcg/xtensa: update test_fp1 for DFPU tests/tcg/xtensa: update test_lsc for DFPU tests/tcg/xtensa: add fp0 div and sqrt tests tests/tcg/xtensa: test double precision load/store tests/tcg/xtensa: add DFP0 arithmetic tests target/xtensa: import de233_fpu core target/xtensa: import DSP3400 core fpu/softfloat-specialize.inc.c | 285 +- fpu/softfloat.c | 2 +- include/fpu/softfloat-helpers.h | 10 + include/fpu/softfloat-types.h | 8 +- target/xtensa/Makefile.objs | 2 + target/xtensa/core-de233_fpu.c | 58 + target/xtensa/core-de233_fpu/core-isa.h | 727 + target/xtensa/core-de233_fpu/core-matmap.h | 717 + target/xtensa/core-de233_fpu/gdb-config.inc.c | 277 + .../core-de233_fpu/xtensa-modules.inc.c | 20758 ++ target/xtensa/core-dsp3400.c | 58 + target/xtensa/core-dsp3400/core-isa.h | 452 + target/xtensa/core-dsp3400/core-matmap.h | 312 + target/xtensa/core-dsp3400/gdb-config.inc.c | 400 + .../xtensa/core-dsp3400/xtensa-modules.inc.c | 171906 +++++++++++++++ target/xtensa/cpu.c | 5 + target/xtensa/cpu.h | 8 +- target/xtensa/fpu_helper.c | 342 +- target/xtensa/helper.c | 4 +- target/xtensa/helper.h | 58 +- target/xtensa/overlay_tool.h | 24 + target/xtensa/translate.c | 1437 +- tests/tcg/xtensa/fpu.h | 142 + tests/tcg/xtensa/macros.inc | 10 +- tests/tcg/xtensa/test_dfp0_arith.S | 162 + tests/tcg/xtensa/test_fp0_arith.S | 282 +- tests/tcg/xtensa/test_fp0_conv.S | 299 +- tests/tcg/xtensa/test_fp0_div.S | 82 + tests/tcg/xtensa/test_fp0_sqrt.S | 76 + tests/tcg/xtensa/test_fp1.S | 62 +- tests/tcg/xtensa/test_lsc.S | 170 +- 31 files changed, 198581 insertions(+), 554 deletions(-) create mode 100644 target/xtensa/core-de233_fpu.c create mode 100644 target/xtensa/core-de233_fpu/core-isa.h create mode 100644 target/xtensa/core-de233_fpu/core-matmap.h create mode 100644 target/xtensa/core-de233_fpu/gdb-config.inc.c create mode 100644 target/xtensa/core-de233_fpu/xtensa-modules.inc.c create mode 100644 target/xtensa/core-dsp3400.c create mode 100644 target/xtensa/core-dsp3400/core-isa.h create mode 100644 target/xtensa/core-dsp3400/core-matmap.h create mode 100644 target/xtensa/core-dsp3400/gdb-config.inc.c create mode 100644 target/xtensa/core-dsp3400/xtensa-modules.inc.c create mode 100644 tests/tcg/xtensa/fpu.h create mode 100644 tests/tcg/xtensa/test_dfp0_arith.S create mode 100644 tests/tcg/xtensa/test_fp0_div.S create mode 100644 tests/tcg/xtensa/test_fp0_sqrt.S