[PULL,04/14] riscv: Enable VGA and PCIE_VGA

Message ID	20181226172005.26990-5-palmer@sifive.com (mailing list archive)
State	New, archived
Headers	show Return-Path: <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org> Date: Wed, 26 Dec 2018 09:19:55 -0800 Message-Id: <20181226172005.26990-5-palmer@sifive.com> In-Reply-To: <20181226172005.26990-1-palmer@sifive.com> References: <20181226172005.26990-1-palmer@sifive.com> From: Palmer Dabbelt <palmer@sifive.com> To: Peter Maydell <peter.maydell@linaro.org> Subject: [Qemu-devel] [PULL 04/14] riscv: Enable VGA and PCIE_VGA Precedence: list Cc: Alistair Francis <alistair.francis@wdc.com>, Palmer Dabbelt <palmer@sifive.com>, qemu-riscv@nongnu.org, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org>
Series	[PULL] RISC-V Changes for 3.2, Part 1 \| expand [PULL] RISC-V Changes for 3.2, Part 1 [PULL,02/14] hw/riscv/virt: Adjust memory layout spacing [PULL,03/14] hw/riscv/virt: Connect the gpex PCIe [PULL,04/14] riscv: Enable VGA and PCIE_VGA [PULL,05/14] sifive_u: Add clock DT node for GEM ethernet [PULL,06/14] sifive_u: Set 'clock-frequency' DT property for SiFive UART [PULL,07/14] RISC-V: Add hartid and \n to interrupt logging [PULL,08/14] RISC-V: Fix CLINT timecmp low 32-bit writes [PULL,09/14] RISC-V: Fix PLIC pending bitfield reads [PULL,10/14] RISC-V: Enable second UART on sifive_e and sifive_u [PULL,11/14] sifive_uart: Implement interrupt pending register [PULL,12/14] target/riscv/pmp.c: Fix pmp_decode_napot() [PULL,13/14] riscv/cpu: use device_class_set_parent_realize [PULL,14/14] MAINTAINERS: Mark RISC-V as Supported

Message ID

20181226172005.26990-5-palmer@sifive.com (mailing list archive)

State

New, archived

Headers

Date: Wed, 26 Dec 2018 09:19:55 -0800
Message-Id: <20181226172005.26990-5-palmer@sifive.com>
In-Reply-To: <20181226172005.26990-1-palmer@sifive.com>
References: <20181226172005.26990-1-palmer@sifive.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: Peter Maydell <peter.maydell@linaro.org>
Subject: [Qemu-devel] [PULL 04/14] riscv: Enable VGA and PCIE_VGA
Precedence: list
Cc: Alistair Francis <alistair.francis@wdc.com>,
	Palmer Dabbelt <palmer@sifive.com>, qemu-riscv@nongnu.org,
	qemu-devel@nongnu.org
Errors-To: 
 qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org
Sender: "Qemu-devel"
	<qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org>

Series

[PULL] RISC-V Changes for 3.2, Part 1 | expand

Commit Message

Palmer Dabbelt Dec. 26, 2018, 5:19 p.m. UTC

From: Alistair Francis <Alistair.Francis@wdc.com>

Enable compile support for VGA devices. This allows the user to conenct
a display by adding '-device bochs-display -display sdl' to their
command line argument.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Logan Gunthorpe <logang@deltatee.com>
Tested-by: Andrea Bolognani <abologna@redhat.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
---
 default-configs/riscv32-softmmu.mak | 3 +++
 default-configs/riscv64-softmmu.mak | 3 +++
 2 files changed, 6 insertions(+)

diff --git a/default-configs/riscv32-softmmu.mak b/default-configs/riscv32-softmmu.mak
index c5ea36cba597..dbc93982848a 100644
--- a/default-configs/riscv32-softmmu.mak
+++ b/default-configs/riscv32-softmmu.mak
@@ -8,3 +8,6 @@  CONFIG_VIRTIO_MMIO=y
 CONFIG_CADENCE=y
 
 CONFIG_PCI_GENERIC=y
+
+CONFIG_VGA=y
+CONFIG_VGA_PCI=y
diff --git a/default-configs/riscv64-softmmu.mak b/default-configs/riscv64-softmmu.mak
index c5ea36cba597..dbc93982848a 100644
--- a/default-configs/riscv64-softmmu.mak
+++ b/default-configs/riscv64-softmmu.mak
@@ -8,3 +8,6 @@  CONFIG_VIRTIO_MMIO=y
 CONFIG_CADENCE=y
 
 CONFIG_PCI_GENERIC=y
+
+CONFIG_VGA=y
+CONFIG_VGA_PCI=y

[PULL,04/14] riscv: Enable VGA and PCIE_VGA

Commit Message

Patch