Message ID | 20190910190513.21160-7-palmer@sifive.com (mailing list archive) |
---|---|
State | New, archived |
Headers | show
Return-Path: <SRS0=B9BE=XG=nongnu.org=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@kernel.org> Received: from mail.kernel.org (pdx-korg-mail-1.web.codeaurora.org [172.30.200.123]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 0EE00924 for <patchwork-qemu-devel@patchwork.kernel.org>; Wed, 11 Sep 2019 08:35:57 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E3C7F2082C for <patchwork-qemu-devel@patchwork.kernel.org>; Wed, 11 Sep 2019 08:35:56 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org E3C7F2082C Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=sifive.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Received: from localhost ([::1]:47936 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org>) id 1i7y6V-0002QG-8C for patchwork-qemu-devel@patchwork.kernel.org; Wed, 11 Sep 2019 04:35:55 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:56998) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <palmer@dabbelt.com>) id 1i7xvh-0007Nt-JH for qemu-devel@nongnu.org; Wed, 11 Sep 2019 04:24:46 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from <palmer@dabbelt.com>) id 1i7xvg-0006PY-Gr for qemu-devel@nongnu.org; Wed, 11 Sep 2019 04:24:45 -0400 Received: from mail-wr1-f66.google.com ([209.85.221.66]:35153) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from <palmer@dabbelt.com>) id 1i7xvg-0006P1-AX for qemu-devel@nongnu.org; Wed, 11 Sep 2019 04:24:44 -0400 Received: by mail-wr1-f66.google.com with SMTP id g7so23512325wrx.2 for <qemu-devel@nongnu.org>; Wed, 11 Sep 2019 01:24:44 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding:cc:from:to; bh=YvM1ymkGWX0+m24LnKUHducTTIF5LG0mv+vTnIqq7DA=; b=A0nZuH3JigCORhZrkukakwWqlrjRY/MXN5FjCN+0qa3KEwkjP1FS8T3/BaHgO+xTVV FlC3W/MRY57gQI6C/xDcrahpLYjsfHfmusg9XkbCjCXyxaleO0nRk12hyuvrsUYvxo3K Cb/CAmBZsRS/ctA1dEUhoKZobJ35nnNt3EMUZKSJ9Jzs8YfqKthJdbL51COqruIA4mNK mgKQxy6kjHJgGnSbMB2dqd30438lMJaPkDHTisKKgZVOGcBZKcG3Dx9BiMiHC+n4zQkC 1WLqHgIL5H1nCFDKFHJ8yCDtxVuO5rKYjTclN5/BjvoNl453GA0ZvlbSZU3BsFwbAJdJ tUoQ== X-Gm-Message-State: APjAAAUIkEL1ElS4/9beghpqRyoUZfEeDegiydyqpMS1WOVRwPk7y4Cq ez6F4fxIrrck7XN++gf9Wq0YIg== X-Google-Smtp-Source: APXvYqxy5fpZopc+f1qtTSV2jQTPByTRnfx5LgPLOOLaFvcnEDddwjxJEgtY7QCtHkjl5U5/RP52yQ== X-Received: by 2002:a5d:6043:: with SMTP id j3mr29708111wrt.337.1568190282998; Wed, 11 Sep 2019 01:24:42 -0700 (PDT) Received: from localhost ([148.69.85.38]) by smtp.gmail.com with ESMTPSA id 207sm3149520wme.17.2019.09.11.01.24.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 11 Sep 2019 01:24:42 -0700 (PDT) Date: Tue, 10 Sep 2019 12:04:32 -0700 Message-Id: <20190910190513.21160-7-palmer@sifive.com> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190910190513.21160-1-palmer@sifive.com> References: <20190910190513.21160-1-palmer@sifive.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit From: Palmer Dabbelt <palmer@sifive.com> To: Peter Maydell <peter.maydell@linaro.org> X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 209.85.221.66 Subject: [Qemu-devel] [PULL 06/47] riscv: plic: Remove unused interrupt functions X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Cc: qemu-riscv@nongnu.org, Palmer Dabbelt <palmer@sifive.com>, qemu-devel@nongnu.org, Jonathan Behrens <fintelia@gmail.com>, Chih-Min Chao <chihmin.chao@sifive.com>, Alistair Francis <alistair.francis@wdc.com>, ilippe=20Mathieu-Daud=C3=A9?= <philmd@redhat.com> Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org> |
Series |
[PULL] RISC-V Patches for the 4.2 Soft Freeze, Part 1
|
expand
|
diff --git a/hw/riscv/sifive_plic.c b/hw/riscv/sifive_plic.c index 64a1a10380..98e4304b66 100644 --- a/hw/riscv/sifive_plic.c +++ b/hw/riscv/sifive_plic.c @@ -162,18 +162,6 @@ static void sifive_plic_update(SiFivePLICState *plic) } } -void sifive_plic_raise_irq(SiFivePLICState *plic, uint32_t irq) -{ - sifive_plic_set_pending(plic, irq, true); - sifive_plic_update(plic); -} - -void sifive_plic_lower_irq(SiFivePLICState *plic, uint32_t irq) -{ - sifive_plic_set_pending(plic, irq, false); - sifive_plic_update(plic); -} - static uint32_t sifive_plic_claim(SiFivePLICState *plic, uint32_t addrid) { int i, j; diff --git a/include/hw/riscv/sifive_plic.h b/include/hw/riscv/sifive_plic.h index b0edba2884..4421e81249 100644 --- a/include/hw/riscv/sifive_plic.h +++ b/include/hw/riscv/sifive_plic.h @@ -69,9 +69,6 @@ typedef struct SiFivePLICState { uint32_t aperture_size; } SiFivePLICState; -void sifive_plic_raise_irq(SiFivePLICState *plic, uint32_t irq); -void sifive_plic_lower_irq(SiFivePLICState *plic, uint32_t irq); - DeviceState *sifive_plic_create(hwaddr addr, char *hart_config, uint32_t num_sources, uint32_t num_priorities, uint32_t priority_base, uint32_t pending_base,