From patchwork Mon Jun 17 18:57:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ajeet Singh X-Patchwork-Id: 13701298 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 19327C2BA1A for ; Mon, 17 Jun 2024 19:00:30 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sJHZG-00068G-Ad; Mon, 17 Jun 2024 14:59:02 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sJHZ9-0005Iv-9t for qemu-devel@nongnu.org; Mon, 17 Jun 2024 14:58:55 -0400 Received: from mail-pf1-x42d.google.com ([2607:f8b0:4864:20::42d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sJHZ6-00051Q-PM for qemu-devel@nongnu.org; Mon, 17 Jun 2024 14:58:55 -0400 Received: by mail-pf1-x42d.google.com with SMTP id d2e1a72fcca58-705cffc5bcfso4140551b3a.3 for ; Mon, 17 Jun 2024 11:58:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1718650731; x=1719255531; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3ZnUZJJN2MV366z+thWmZWNKuTtD9XL71TMXojIgFvQ=; b=AJPnA2Hocqw+RJDI+zqTaT1lVF1CVBd3Om0KXm9jdj3muTeIxlWLLAHG9Kuahd5V7u pCIr6wIKiDrnDpYlTs5RPLCwFhPia5xUWljZMlOYzrl8NeJGzJNJqWMorSGyytevf3Ze tqZlhhTAsleDjAinkg5Ntz9sl1IyBp3R3Oqtln0ertgyjozi5AH+6zH+lTI1M/xiEDjh Anuzp5w5qNPF2TImiE2hmoZy22fpS+nC+1nVu/8rqKKiTiiqA7f4PaGCJ7vlwUC7YXBg wWM8FMIHiW3NMqcOE0aDJKA41YALK6sKNt2mOImR8h98R2vNXl/Uvu9yECPUO9WZsDai wr2A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1718650731; x=1719255531; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3ZnUZJJN2MV366z+thWmZWNKuTtD9XL71TMXojIgFvQ=; b=vsQygqNGWP1hURfTEBuoIVNbYv0FuOnEpFhrhwPC/iKrCmDbn8Rg4VMHj6NVDJztx/ P3bb3xT0KUnuKB72VVaidjVd7ygIhz8vYb5osWQ2SCUcixGVzELP2FXpw2aSA0GnOf4Q ZD4c6TKnT7S24MVUD8p9/Jme3od5RHVpLFD3Eca61t7NUgRlFA55BpqZqF/6i5qv5xXh pbx1cn4O1b+W1j+wztNHMS5CXxyM6DrK8aPIGcqZ6AtobJ9Su96qxmG+wC5qgVikuXjw EhR8HYk04pYJ4Q/Ab80uyckFov2vs8PzK5mMKcPQQT6/TMJfhThu+aUaKNRlmB77IUDh xn7w== X-Gm-Message-State: AOJu0YxAa8Wn5Vj6BxBAPble7rkFpWqDS5pIajiZ12D49NwSAIbuQL9b UwgXjEXzGu5YUqWU5jrIhVoJ6W/XPBjlRZDBeuz5ScRRoGxftI4cyE/yXlIOaes= X-Google-Smtp-Source: AGHT+IFVhdOyA4UB2jekNwUAFq8rHRvP00nS2YUpulnrOU8HmEhY5fqEDHp7gPfJXnR/Y8NU9wlXaQ== X-Received: by 2002:a05:6a00:cd4:b0:705:de1d:f7f9 with SMTP id d2e1a72fcca58-705ff8e59f8mr6807297b3a.0.1718650730518; Mon, 17 Jun 2024 11:58:50 -0700 (PDT) Received: from localhost.localdomain ([106.222.222.115]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-705ccb4aa4fsm7660637b3a.131.2024.06.17.11.58.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 17 Jun 2024 11:58:50 -0700 (PDT) From: Ajeet Singh X-Google-Original-From: Ajeet Singh To: qemu-devel@nongnu.org Cc: Warner Losh , Ajeet Singh , Ajeet Singh Subject: [PATCH 14/23] Add ARM AArch64 hardware capability definitions Date: Tue, 18 Jun 2024 00:27:55 +0530 Message-Id: <20240617185804.25075-15-itachis@FreeBSD.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240617185804.25075-1-itachis@FreeBSD.org> References: <20240617185804.25075-1-itachis@FreeBSD.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::42d; envelope-from=itachis6234@gmail.com; helo=mail-pf1-x42d.google.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01, UPPERCASE_50_75=0.008 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org From: Warner Losh Defined a huge list of hardware capabilites and added macros for retrieving hwcap flags Signed-off-by: Warner Losh Signed-off-by: Ajeet Singh Acked-by: Richard Henderson --- bsd-user/aarch64/target_arch_elf.h | 61 ++++++++++++++++++++++++++++++ 1 file changed, 61 insertions(+) diff --git a/bsd-user/aarch64/target_arch_elf.h b/bsd-user/aarch64/target_arch_elf.h index 6d0fa3525f..41afa5a9da 100644 --- a/bsd-user/aarch64/target_arch_elf.h +++ b/bsd-user/aarch64/target_arch_elf.h @@ -34,4 +34,65 @@ #define USE_ELF_CORE_DUMP #define ELF_EXEC_PAGESIZE 4096 +enum { + ARM_HWCAP_A64_FP = 1 << 0, + ARM_HWCAP_A64_ASIMD = 1 << 1, + ARM_HWCAP_A64_EVTSTRM = 1 << 2, + ARM_HWCAP_A64_AES = 1 << 3, + ARM_HWCAP_A64_PMULL = 1 << 4, + ARM_HWCAP_A64_SHA1 = 1 << 5, + ARM_HWCAP_A64_SHA2 = 1 << 6, + ARM_HWCAP_A64_CRC32 = 1 << 7, + ARM_HWCAP_A64_ATOMICS = 1 << 8, + ARM_HWCAP_A64_FPHP = 1 << 9, + ARM_HWCAP_A64_ASIMDHP = 1 << 10, + ARM_HWCAP_A64_CPUID = 1 << 11, + ARM_HWCAP_A64_ASIMDRDM = 1 << 12, + ARM_HWCAP_A64_JSCVT = 1 << 13, + ARM_HWCAP_A64_FCMA = 1 << 14, + ARM_HWCAP_A64_LRCPC = 1 << 15, + ARM_HWCAP_A64_DCPOP = 1 << 16, + ARM_HWCAP_A64_SHA3 = 1 << 17, + ARM_HWCAP_A64_SM3 = 1 << 18, + ARM_HWCAP_A64_SM4 = 1 << 19, + ARM_HWCAP_A64_ASIMDDP = 1 << 20, + ARM_HWCAP_A64_SHA512 = 1 << 21, + ARM_HWCAP_A64_SVE = 1 << 22, + ARM_HWCAP_A64_ASIMDFHM = 1 << 23, + ARM_HWCAP_A64_DIT = 1 << 24, + ARM_HWCAP_A64_USCAT = 1 << 25, + ARM_HWCAP_A64_ILRCPC = 1 << 26, + ARM_HWCAP_A64_FLAGM = 1 << 27, + ARM_HWCAP_A64_SSBS = 1 << 28, + ARM_HWCAP_A64_SB = 1 << 29, + ARM_HWCAP_A64_PACA = 1 << 30, + ARM_HWCAP_A64_PACG = 1UL << 31, + + ARM_HWCAP2_A64_DCPODP = 1 << 0, + ARM_HWCAP2_A64_SVE2 = 1 << 1, + ARM_HWCAP2_A64_SVEAES = 1 << 2, + ARM_HWCAP2_A64_SVEPMULL = 1 << 3, + ARM_HWCAP2_A64_SVEBITPERM = 1 << 4, + ARM_HWCAP2_A64_SVESHA3 = 1 << 5, + ARM_HWCAP2_A64_SVESM4 = 1 << 6, + ARM_HWCAP2_A64_FLAGM2 = 1 << 7, + ARM_HWCAP2_A64_FRINT = 1 << 8, + ARM_HWCAP2_A64_SVEI8MM = 1 << 9, + ARM_HWCAP2_A64_SVEF32MM = 1 << 10, + ARM_HWCAP2_A64_SVEF64MM = 1 << 11, + ARM_HWCAP2_A64_SVEBF16 = 1 << 12, + ARM_HWCAP2_A64_I8MM = 1 << 13, + ARM_HWCAP2_A64_BF16 = 1 << 14, + ARM_HWCAP2_A64_DGH = 1 << 15, + ARM_HWCAP2_A64_RNG = 1 << 16, + ARM_HWCAP2_A64_BTI = 1 << 17, + ARM_HWCAP2_A64_MTE = 1 << 18, +}; + +#define ELF_HWCAP get_elf_hwcap() +#define ELF_HWCAP2 get_elf_hwcap2() + +#define GET_FEATURE_ID(feat, hwcap) \ + do { if (cpu_isar_feature(feat, cpu)) { hwcaps |= hwcap; } } while (0) + #endif /* TARGET_ARCH_ELF_H */