From patchwork Sat Mar 1 05:28:25 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Brian Cain X-Patchwork-Id: 13997340 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 2F849C021B8 for ; Sat, 1 Mar 2025 05:33:58 +0000 (UTC) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1toFPp-0001O4-JO; Sat, 01 Mar 2025 00:29:33 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1toFPm-0001Ba-Oo for qemu-devel@nongnu.org; Sat, 01 Mar 2025 00:29:31 -0500 Received: from mx0a-0031df01.pphosted.com ([205.220.168.131]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1toFPj-0008Pc-8Z for qemu-devel@nongnu.org; Sat, 01 Mar 2025 00:29:30 -0500 Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5214Ct6D028231 for ; Sat, 1 Mar 2025 05:29:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 0YJTxVBSMmsE//Za1WMVRl8+wmXuZ9fnpS9TM7gTV5A=; b=ba+QgS7X14JDWIkl QwxHHPflXg4BGsF+clXkbqjqBzjYkmgrSN3aWe9UVag1LbJrj1DEqN/2kN8hW5eL rEOA9NC2pn+nG5YRG/mUI02OyxGT0e5K/BVWQoukFk76JzOGC+3pSm+zDIO7V6yp OfAX4fcVTa05SosfD7GlLjwtypz6JowCoL6v0C0DZXoOvXH+tCWctiiqd02aCjZ2 VFrEVRDcpDmULGY+EBQDcv+9Me9wb3zeTku6GetE55c/YOTkSdjt9rYw3D5NdSci InU0K1/A8t4cXLZ1IH/6iXFTh3gO/0WGdPbikDF8n5cA1K9BJXGivOpeHALjh54I 6vyNxQ== Received: from mail-pj1-f72.google.com (mail-pj1-f72.google.com [209.85.216.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 453u0d0387-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Sat, 01 Mar 2025 05:29:15 +0000 (GMT) Received: by mail-pj1-f72.google.com with SMTP id 98e67ed59e1d1-2f81a0d0a18so5942660a91.3 for ; Fri, 28 Feb 2025 21:29:15 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740806955; x=1741411755; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0YJTxVBSMmsE//Za1WMVRl8+wmXuZ9fnpS9TM7gTV5A=; b=BxHqNJ33UHb+gomKPRWhd5md/gIqnSH1Yib4q4al1aDlun9ntJKBget16MY2YaZonH 0c5P3KnR8z/O3SJ97Qh3vJPTOgghHzvfrw44dCThZrHFXnmm4tRnpTny1vSNAIhMdjGz PExml7fnOx4TLAebmra99jmhT+eZbTUHgNL3OAr2xyRe2y3CvqWXPegoUl4Xm7lkhdCp 8ubGY5JBcMRUJkUHTCxME3IrBXmqyrrfQ0YPNc6pY2RzSg//KmDXexp0LYoolZGKqWjb rc3yrvLQOauNIZodnUBIm2fGAQqoGRv/cGluShDrdUy39eKRWv/g+xnSg8H3FAHW/F9s pEqA== X-Gm-Message-State: AOJu0YyvqG5eWxmlBxuCMjm6C85dTJRp3OgeBda2I8ImYzu07Dlt/kYM /ldVdzx5H7dCRu8ZEdXzvjirjMwmuSOqRgdKAt8/Ulbsw4BYb3WgXjKX6rywWIQ5ywkV9k0+g90 3uhHvgpoTr+ETUgJHIeOb8fh3vUETCdNzx5sQXFhNY8WGr1HXHfVHWtZAR/1iUQ== X-Gm-Gg: ASbGnctQAQPN1i5+L01azWLZD7TEAtnORKeuuekqj5bIRsxXcsdRenD3slrOp5UOKX8 X9ITs20WPy+Pe67nyBnv0fB9P3ERC9orvfCJAxMCvSIQTPe8r6ZznuXWbrJhNcJVg/FT/cB61wN DB+o3mlZgjMMqyAEJxJS2Zvdo2od482P5BKqASbLRzuybkDbBqMQsQqQ3kBevEGumJPpWa/Oi7X 4BSP/tcmXBca9bRxITwhCdnIgJWdZtwELtHW6/k6uDtAcVFaBDyUR9u6d79KBNHV0pfLXjhoQBR MBHlWjUyLyOP+uNA4N80pxFh1t06lGAu4In2ndB98z8IJd1uBCyagwn9gcnpEAI1 X-Received: by 2002:a17:90b:4b87:b0:2ee:e961:303d with SMTP id 98e67ed59e1d1-2febabe29f9mr9564753a91.35.1740806954751; Fri, 28 Feb 2025 21:29:14 -0800 (PST) X-Google-Smtp-Source: AGHT+IEeQNii6fN8IiXw93ln6CqwnFnpKcMy/3lgcIgjF8rYLuYqIzVj9iZMdBW6bKw1SGw7iaCKbw== X-Received: by 2002:a17:90b:4b87:b0:2ee:e961:303d with SMTP id 98e67ed59e1d1-2febabe29f9mr9564725a91.35.1740806954338; Fri, 28 Feb 2025 21:29:14 -0800 (PST) Received: from hu-bcain-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-2fea67a5dc8sm4732955a91.23.2025.02.28.21.29.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Feb 2025 21:29:14 -0800 (PST) From: Brian Cain To: qemu-devel@nongnu.org Cc: brian.cain@oss.qualcomm.com, richard.henderson@linaro.org, philmd@linaro.org, quic_mathbern@quicinc.com, ale@rev.ng, anjo@rev.ng, quic_mliebel@quicinc.com, ltaylorsimpson@gmail.com, alex.bennee@linaro.org, quic_mburton@quicinc.com, sidneym@quicinc.com, Brian Cain Subject: [PATCH 19/39] target/hexagon: Implement hexagon_tlb_fill() Date: Fri, 28 Feb 2025 21:28:25 -0800 Message-Id: <20250301052845.1012069-20-brian.cain@oss.qualcomm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20250301052845.1012069-1-brian.cain@oss.qualcomm.com> References: <20250301052845.1012069-1-brian.cain@oss.qualcomm.com> MIME-Version: 1.0 X-Proofpoint-ORIG-GUID: MpDy4-FI5am2Ld5FkgbQWN8rWEmYeHmc X-Proofpoint-GUID: MpDy4-FI5am2Ld5FkgbQWN8rWEmYeHmc X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-03-01_01,2025-02-28_01,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 adultscore=0 phishscore=0 malwarescore=0 spamscore=0 mlxscore=0 suspectscore=0 clxscore=1015 bulkscore=0 priorityscore=1501 mlxlogscore=957 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2502100000 definitions=main-2503010040 Received-SPF: pass client-ip=205.220.168.131; envelope-from=brian.cain@oss.qualcomm.com; helo=mx0a-0031df01.pphosted.com X-Spam_score_int: -26 X-Spam_score: -2.7 X-Spam_bar: -- X-Spam_report: (-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org From: Brian Cain Signed-off-by: Brian Cain --- target/hexagon/cpu.c | 133 ++++++++++++++++++++++++++++++++++++++++++- 1 file changed, 132 insertions(+), 1 deletion(-) diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c index e9f24581a6..a548d575a7 100644 --- a/target/hexagon/cpu.c +++ b/target/hexagon/cpu.c @@ -463,7 +463,137 @@ static void hexagon_cpu_init(Object *obj) #include "hw/core/tcg-cpu-ops.h" -#ifndef CONFIG_USER_ONLY +#if !defined(CONFIG_USER_ONLY) +static bool get_physical_address(CPUHexagonState *env, hwaddr *phys, int *prot, + int *size, int32_t *excp, target_ulong address, + MMUAccessType access_type, int mmu_idx) + +{ + if (hexagon_cpu_mmu_enabled(env)) { + return hex_tlb_find_match(env, address, access_type, phys, prot, size, + excp, mmu_idx); + } else { + *phys = address & 0xFFFFFFFF; + *prot = PAGE_VALID | PAGE_READ | PAGE_WRITE | PAGE_EXEC; + *size = TARGET_PAGE_SIZE; + return true; + } +} + +/* qemu seems to only want to know about TARGET_PAGE_SIZE pages */ +static void find_qemu_subpage(vaddr *addr, hwaddr *phys, int page_size) +{ + vaddr page_start = *addr & ~((vaddr)(page_size - 1)); + vaddr offset = ((*addr - page_start) / TARGET_PAGE_SIZE) * TARGET_PAGE_SIZE; + *addr = page_start + offset; + *phys += offset; +} + + +#define INVALID_BADVA 0xbadabada + +static void set_badva_regs(CPUHexagonState *env, target_ulong VA, int slot, + MMUAccessType access_type) +{ + arch_set_system_reg(env, HEX_SREG_BADVA, VA); + + if (access_type == MMU_INST_FETCH || slot == 0) { + arch_set_system_reg(env, HEX_SREG_BADVA0, VA); + arch_set_system_reg(env, HEX_SREG_BADVA1, INVALID_BADVA); + SET_SSR_FIELD(env, SSR_V0, 1); + SET_SSR_FIELD(env, SSR_V1, 0); + SET_SSR_FIELD(env, SSR_BVS, 0); + } else if (slot == 1) { + arch_set_system_reg(env, HEX_SREG_BADVA0, INVALID_BADVA); + arch_set_system_reg(env, HEX_SREG_BADVA1, VA); + SET_SSR_FIELD(env, SSR_V0, 0); + SET_SSR_FIELD(env, SSR_V1, 1); + SET_SSR_FIELD(env, SSR_BVS, 1); + } else { + g_assert_not_reached(); + } +} + +static void raise_tlbmiss_exception(CPUState *cs, target_ulong VA, int slot, + MMUAccessType access_type) +{ + CPUHexagonState *env = cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + + switch (access_type) { + case MMU_INST_FETCH: + cs->exception_index = HEX_EVENT_TLB_MISS_X; + if ((VA & ~TARGET_PAGE_MASK) == 0) { + env->cause_code = HEX_CAUSE_TLBMISSX_CAUSE_NEXTPAGE; + } else { + env->cause_code = HEX_CAUSE_TLBMISSX_CAUSE_NORMAL; + } + break; + case MMU_DATA_LOAD: + cs->exception_index = HEX_EVENT_TLB_MISS_RW; + env->cause_code = HEX_CAUSE_TLBMISSRW_CAUSE_READ; + break; + case MMU_DATA_STORE: + cs->exception_index = HEX_EVENT_TLB_MISS_RW; + env->cause_code = HEX_CAUSE_TLBMISSRW_CAUSE_WRITE; + break; + } +} + +static void raise_perm_exception(CPUState *cs, target_ulong VA, int slot, + MMUAccessType access_type, int32_t excp) +{ + CPUHexagonState *env = cpu_env(cs); + + set_badva_regs(env, VA, slot, access_type); + cs->exception_index = excp; +} + +static const char *access_type_names[] = { "MMU_DATA_LOAD ", "MMU_DATA_STORE", + "MMU_INST_FETCH" }; + +static const char *mmu_idx_names[] = { "MMU_USER_IDX", "MMU_GUEST_IDX", + "MMU_KERNEL_IDX" }; + +static bool hexagon_tlb_fill(CPUState *cs, vaddr address, int size, + MMUAccessType access_type, int mmu_idx, bool probe, + uintptr_t retaddr) +{ + CPUHexagonState *env = cpu_env(cs); + static int slot = 0 /* This is always zero for now */; + hwaddr phys; + int prot = 0; + int page_size = 0; + int32_t excp = 0; + bool ret = 0; + + qemu_log_mask( + CPU_LOG_MMU, + "%s: tid = 0x%x, pc = 0x%08" PRIx32 ", vaddr = 0x%08" VADDR_PRIx + ", size = %d, %s,\tprobe = %d, %s\n", + __func__, env->threadId, env->gpr[HEX_REG_PC], address, size, + access_type_names[access_type], probe, mmu_idx_names[mmu_idx]); + ret = get_physical_address(env, &phys, &prot, &page_size, &excp, address, + access_type, mmu_idx); + if (ret) { + if (!excp) { + find_qemu_subpage(&address, &phys, page_size); + tlb_set_page(cs, address, phys, prot, mmu_idx, TARGET_PAGE_SIZE); + return ret; + } else { + raise_perm_exception(cs, address, slot, access_type, excp); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], + retaddr); + } + } + if (probe) { + return false; + } + raise_tlbmiss_exception(cs, address, slot, access_type); + do_raise_exception(env, cs->exception_index, env->gpr[HEX_REG_PC], retaddr); +} + static bool hexagon_cpu_exec_interrupt(CPUState *cs, int interrupt_request) { @@ -493,6 +623,7 @@ static const TCGCPUOps hexagon_tcg_ops = { .restore_state_to_opc = hexagon_restore_state_to_opc, #if !defined(CONFIG_USER_ONLY) .cpu_exec_interrupt = hexagon_cpu_exec_interrupt, + .tlb_fill = hexagon_tlb_fill, #endif /* !CONFIG_USER_ONLY */ };