Message ID | 20241204150326.1470749-7-quic_vdadhani@quicinc.com (mailing list archive) |
---|---|
State | New |
Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DFD3120C464; Wed, 4 Dec 2024 15:03:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733324624; cv=none; b=sDJGoY9FQjxmtIgEJAZcn5DcGdkuNmmXfa7dQ17tOVB5znGyPcKODcHCT+AGrHTLCgvioxorxqTetD+Qc+Ev1p0JPzapDKdNZoG4fePy5yHqxJ8R+Xkspn63+6aHElKxv3gp5gflw/MiFHhPo5iAaleEfRveieuck3ARXPiS428= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733324624; c=relaxed/simple; bh=q1/o/V04jCp2MsQr91ka2GH0EVQGVUM3NwDz2a3qij4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Mo6LcNmlnW7OJ5/PUC2GWtCe5b5rmfBvYSv6GfarND8rShhh0n5aUqht20cXO0XH/8KSKZW3LsIDRFw7MTagDJyWaPcNPNudSPsYUpQy+8VzRZ6u4s+NOYD7K+hKETf6jpUhCtNU7w8yLPi7dCoHjfJfA4Hg0RhniYpbH7fzTCc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=KIVK+Wy8; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="KIVK+Wy8" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4B4AVL4G026173; Wed, 4 Dec 2024 15:03:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:date:from:in-reply-to:message-id :mime-version:references:subject:to; s=qcppdkim1; bh=6XuO8+aILZb vEC/AFAjzZTiXaR16xCqcBSJpyOKDOdQ=; b=KIVK+Wy8xtG9kO2kwK7rEZokU5S dLBfZN8AIHC3LxgFMfCi0YxXMiCIXavqpg2bg05Ue3SiuKKdxH8Vk7XFneXy5eDC 8QfijmKa+5J2cdRR7HO7Mu/oWYWCs6sGuKg1DwNK8gTa2F8KiMFhXVK3LEVKN1Ig t9TXgclfqcSCUBTfeetOqpELIr7DAOUdSCfnZPjXhp0LQCXggI88GudJ9DvPtfY9 E2h4qZQQ3OvvBdUOjVPsKD3V1lEvrec4HaFAc4+evsuBEaCzejEy0gk4SLwCDyXQ 0Ival22AYA4LHOm2qkMaRSociCu7ZyM5Dsm+c5CBttY7Yiu9LxJ+zEyrjMg== Received: from apblrppmta02.qualcomm.com (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com [103.229.18.19]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 439yr9m270-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 04 Dec 2024 15:03:37 +0000 (GMT) Received: from pps.filterd (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTP id 4B4F3YYw025832; Wed, 4 Dec 2024 15:03:34 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 437uskx4un-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 04 Dec 2024 15:03:34 +0000 Received: from APBLRPPMTA02.qualcomm.com (APBLRPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 4B4F3XRJ025814; Wed, 4 Dec 2024 15:03:34 GMT Received: from hu-devc-hyd-u22-c.qualcomm.com ([10.213.97.252]) by APBLRPPMTA02.qualcomm.com (PPS) with ESMTPS id 4B4F3YWd025827 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 04 Dec 2024 15:03:34 +0000 Received: by hu-devc-hyd-u22-c.qualcomm.com (Postfix, from userid 4047106) id 94C07540; Wed, 4 Dec 2024 20:33:33 +0530 (+0530) From: Viken Dadhaniya <quic_vdadhani@quicinc.com> To: andi.shyti@kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, gregkh@linuxfoundation.org, jirislaby@kernel.org, broonie@kernel.or, andersson@kernel.org, konradybcio@kernel.org, johan+linaro@kernel.org, dianders@chromium.org, agross@kernel.org, linux-arm-msm@vger.kernel.org, linux-i2c@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-serial@vger.kernel.org, linux-spi@vger.kernel.org Cc: =quic_msavaliy@quicinc.com, quic_anupkulk@quicinc.com, Viken Dadhaniya <quic_vdadhani@quicinc.com>, Mukesh Kumar Savaliya <quic_msavaliy@quicinc.com> Subject: [PATCH v1 6/7] spi: geni-qcom: Load spi qup Firmware from linux side Date: Wed, 4 Dec 2024 20:33:25 +0530 Message-Id: <20241204150326.1470749-7-quic_vdadhani@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241204150326.1470749-1-quic_vdadhani@quicinc.com> References: <20241204150326.1470749-1-quic_vdadhani@quicinc.com> Precedence: bulk X-Mailing-List: linux-spi@vger.kernel.org List-Id: <linux-spi.vger.kernel.org> List-Subscribe: <mailto:linux-spi+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-spi+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: uD74fiJYFTtdhyaaFOIZirmXjORJrQl3 X-Proofpoint-GUID: uD74fiJYFTtdhyaaFOIZirmXjORJrQl3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 clxscore=1011 priorityscore=1501 mlxlogscore=999 phishscore=0 lowpriorityscore=0 malwarescore=0 mlxscore=0 suspectscore=0 adultscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412040115 |
Series |
Add support to load QUP SE firmware from
|
expand
|
diff --git a/drivers/spi/spi-geni-qcom.c b/drivers/spi/spi-geni-qcom.c index 768d7482102a..f4f6d8210245 100644 --- a/drivers/spi/spi-geni-qcom.c +++ b/drivers/spi/spi-geni-qcom.c @@ -672,8 +672,11 @@ static int spi_geni_init(struct spi_geni_master *mas) } spi_slv_setup(mas); } else if (proto != GENI_SE_SPI) { - dev_err(mas->dev, "Invalid proto %d\n", proto); - goto out_pm; + ret = geni_load_se_firmware(se, GENI_SE_SPI); + if (ret) { + dev_err(mas->dev, "spi master firmware load failed ret: %d\n", ret); + goto out_pm; + } } mas->tx_fifo_depth = geni_se_get_tx_fifo_depth(se);