From patchwork Thu Jan 14 16:24:30 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12020205 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A7E0DC433E0 for ; Thu, 14 Jan 2021 16:25:56 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5A90822B2B for ; Thu, 14 Jan 2021 16:25:56 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5A90822B2B Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=rSabrVRySuAyN09T1LKCTQvTYQi68sECHtd+chCrQj4=; b=H+LIy+qienGrOB7d2U97pjEEN 1STMHdb5z4P1mKwlvWb5BTJYr2PvvCwRkkK+Wo1k4birj+LfPfNjBW0rSqrxJaI+SGAUM1hbn7LES 3bs2B4/Hq4iWl07eCi7VhjlQJjuciR7wKvGaHtjO2GdMEu4FMOgEnfRiVf+C/4yE+AKjb4GIWkqZR CZcX0Bwq+gHYVwnGzy7ofaQ9x7sNm8/BJ98bWzrzbiCh02cJ4GvbA+JDLfGzNn5gNkqRqbsq0exfo U6oToLZ5O5LjphBUlxjAxiv5XEAXFCq9EDcQviw3Kz7D0XMqY9BS9lYwxdIJ6EzV1M44aPXoZqws9 mF8Yeueig==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l05QU-0000od-9r; Thu, 14 Jan 2021 16:24:46 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l05QR-0000na-Jj for linux-arm-kernel@lists.infradead.org; Thu, 14 Jan 2021 16:24:44 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1610641484; x=1642177484; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=5tDy1Ty/j0XhdbcBXXPw/CY2LnOTHbcQR+30q3Xoh7I=; b=u8RFfK5V1HgPcW0N9z86HGU2Fic2UNmzGbpbNfqqhJAALy/GLwc5SfvE EmVO1kaYOaWHxpM4eeXaEGjB2clr+s5YvdIlTfqalTERV2ghhMennhdiK NNF5HuAHUAYr/p2pJ8zWH1tQVZxw+eeZil78vUKYfJBYdxVJsv8HoZ03t jA2RxeVmVRsDmE2AWMEuZHa4ESCYtu/123ESIkq0BNdBL8j4otRvvpgso xdqasR0qbXK+xH2myhVWwgNYthpDPa3WaB+V9QKrq3BxOwHQPfW6bSs7H w4B0nb4ObtmE6guBIGr58k/TtPirTHFC+wNHCcvGH3Fn48IRa2t98x11M g==; IronPort-SDR: uQCiCBJ8CO5J0HpcLdEIFesXgHmvnyXupPU9XZUSYfb8ZzDavnSbvPGXp6T6u00TqlirDbu8hV 8wp44cxkiJUPdRLm4NYxDyavD4ELqcN4S2iOBVLNJysWUtpEXqezOYwEHelB/8t2/XLieoYE2x 1ISSeOcx/mAiYOClscUSZ52on/TToDFpJ5+qWS6BN8tfXXauvtBPUXZRMkHf5WfrD6Arbu9v3V cPI5x69QUHDc0+VJcZtWqFHFvfQ2Xuv8XtKNq2OxdFCbUb7f576oGoYd24J+8gINeGm5mxGl6Q WXA= X-IronPort-AV: E=Sophos;i="5.79,347,1602572400"; d="scan'208";a="105447446" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Jan 2021 09:24:43 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 14 Jan 2021 09:24:41 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 14 Jan 2021 09:24:39 -0700 From: Steen Hegelund To: Philipp Zabel , Rob Herring Subject: [PATCH v3 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings Date: Thu, 14 Jan 2021 17:24:30 +0100 Message-ID: <20210114162432.3039657-2-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210114162432.3039657-1-steen.hegelund@microchip.com> References: <20210114162432.3039657-1-steen.hegelund@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210114_112443_807079_3A556CAB X-CRM114-Status: GOOD ( 12.45 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , devicetree@vger.kernel.org, Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Signed-off-by: Steen Hegelund --- .../bindings/reset/microchip,rst.yaml | 59 +++++++++++++++++++ 1 file changed, 59 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml new file mode 100644 index 000000000000..af01016e246f --- /dev/null +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Microchip Sparx5 Switch Reset Controller + +maintainers: + - Steen Hegelund + - Lars Povlsen + +description: | + The Microchip Sparx5 Switch provides reset control and implements the following + functions + - One Time Switch Core Reset (Soft Reset) + +properties: + $nodename: + pattern: "^reset-controller@[0-9a-f]+$" + + compatible: + const: microchip,sparx5-switch-reset + + reg: + maxItems: 1 + + "#reset-cells": + const: 1 + + cpu-syscon: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: syscon used to access CPU reset + maxItems: 1 + + gcb-syscon: + $ref: "/schemas/types.yaml#/definitions/phandle" + description: syscon used to access Global Control Block + maxItems: 1 + +required: + - compatible + - reg + - "#reset-cells" + - cpu-syscon + - gcb-syscon + +additionalProperties: false + +examples: + - | + reset: reset-controller@0 { + compatible = "microchip,sparx5-switch-reset"; + reg = <0x0 0x0>; + #reset-cells = <1>; + cpu-syscon = <&cpu_ctrl>; + gcb-syscon = <&gcb_ctrl>; + }; + From patchwork Thu Jan 14 16:24:31 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12020207 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-22.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 20AEBC433E6 for ; Thu, 14 Jan 2021 16:25:58 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id AB6DA22B2B for ; Thu, 14 Jan 2021 16:25:57 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org AB6DA22B2B Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=ftXQNUT5thjN+ED8Mh0fudmC4rny3/e+C9cw5ceqNKA=; b=BcqmJ79CvvPnn5Ix8qKA9siWS 84IlV6CQpbrZoqVaPGzyIgDJIxi2ReQm0rQACvL7jXGY2xkZZ8cu/MqdVyX08JEOWSNBX7aqlAkv6 5ylX1WP9KchfWPw6/asiO1T0CeNvPRqLP5JcmT+kS/OBOrWEqMpnT2m+IV8YKimhA+JweTw+vTiMY A/w/m2iziQw9LLl1qmJPKa0X53w304lJMm32f3D8g+ATsygKtCeCrFA1fsdd23+ixV59lpjDaTFmZ 5WCgBnz4uO1gVybJXWZZgb4R5di5lLycGAuLABwpf00kLGIeD8sKH1GzPc3ZkWlr/71TWAGbjjLGR CYdgJvQTg==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l05Qa-0000qM-Ru; Thu, 14 Jan 2021 16:24:52 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l05QS-0000nU-V3 for linux-arm-kernel@lists.infradead.org; Thu, 14 Jan 2021 16:24:46 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1610641484; x=1642177484; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=/ZPNaewXTJpdtjH4mDVLgo8fjE1fY8enVQDPAdXE9Ow=; b=z6VaMGW8CiW1JKo9CYOlXk1AvmdLDF8XE/JNky9EhQeHcoRXK9Gcathv DwX2HM7mK4fXTMDI5PDTHnAJ9hJjzTrF/pPziNPGTGgcu+D0OJUtgw+Ze Ky0JKKZ3QpNG8wQhKnbff9Gq+Icw+oCoE+dDLVwPV//7oH0IXInXrnekc PAbylA8gbglp9lrpzuaAZ8hcsx4vIzcHJOT053USy0gLtsVp/2Iv3NQHI ZzFtzkZJi+jmOymdvDNChWaFlZxlw3yNaEHC4l5dZILFukIq0I8uG8vtR GYqNsxBeSJd+exMtpJ5LXhyqBNL8l1GNcEAymuX+/zHAHfi5HiajLbdOr w==; IronPort-SDR: yYljjZS2YAR1LOC+jo+tj7u9BoN4eC/3OXmarhFAqBhgA4/myt6AJA2k2IFc+M7ANjjGAM5HjO MUPxOqtw/YhULxhRQuGb7lvNBVT9At34/mZ+0n8j7FoYm9Af6SIUGy8MB8Ho5C/9Rx09YaZx6n qYkgrcNQZM4tE+DThyXSsuBzOE+D1NwJjx39R44Rzh7UCEIq+pPUiIsXQzUJs/V7+ZJhFdhpqA RE31ln5eSEFQyBpfu6IrVzyYmu6mY8L3uKW1DHX7CNh6k1VNPIZnEp4txjjNNem90eRmdQUu1n tyo= X-IronPort-AV: E=Sophos;i="5.79,347,1602572400"; d="scan'208";a="105991473" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Jan 2021 09:24:43 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 14 Jan 2021 09:24:43 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 14 Jan 2021 09:24:41 -0700 From: Steen Hegelund To: Philipp Zabel Subject: [PATCH v3 2/3] reset: mchp: sparx5: add switch reset driver Date: Thu, 14 Jan 2021 17:24:31 +0100 Message-ID: <20210114162432.3039657-3-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210114162432.3039657-1-steen.hegelund@microchip.com> References: <20210114162432.3039657-1-steen.hegelund@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210114_112445_206794_8CE8F276 X-CRM114-Status: GOOD ( 19.90 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Signed-off-by: Steen Hegelund --- drivers/reset/Kconfig | 8 ++ drivers/reset/Makefile | 1 + drivers/reset/reset-microchip-sparx5.c | 120 +++++++++++++++++++++++++ 3 files changed, 129 insertions(+) create mode 100644 drivers/reset/reset-microchip-sparx5.c diff --git a/drivers/reset/Kconfig b/drivers/reset/Kconfig index 71ab75a46491..05c240c47a8a 100644 --- a/drivers/reset/Kconfig +++ b/drivers/reset/Kconfig @@ -101,6 +101,14 @@ config RESET_LPC18XX help This enables the reset controller driver for NXP LPC18xx/43xx SoCs. +config RESET_MCHP_SPARX5 + bool "Microchip Sparx5 reset driver" + depends on HAS_IOMEM || COMPILE_TEST + default y if SPARX5_SWITCH + select MFD_SYSCON + help + This driver supports switch core reset for the Microchip Sparx5 SoC. + config RESET_MESON tristate "Meson Reset Driver" depends on ARCH_MESON || COMPILE_TEST diff --git a/drivers/reset/Makefile b/drivers/reset/Makefile index 1054123fd187..341fd9ab4bf6 100644 --- a/drivers/reset/Makefile +++ b/drivers/reset/Makefile @@ -15,6 +15,7 @@ obj-$(CONFIG_RESET_IMX7) += reset-imx7.o obj-$(CONFIG_RESET_INTEL_GW) += reset-intel-gw.o obj-$(CONFIG_RESET_LANTIQ) += reset-lantiq.o obj-$(CONFIG_RESET_LPC18XX) += reset-lpc18xx.o +obj-$(CONFIG_RESET_MCHP_SPARX5) += reset-microchip-sparx5.o obj-$(CONFIG_RESET_MESON) += reset-meson.o obj-$(CONFIG_RESET_MESON_AUDIO_ARB) += reset-meson-audio-arb.o obj-$(CONFIG_RESET_NPCM) += reset-npcm.o diff --git a/drivers/reset/reset-microchip-sparx5.c b/drivers/reset/reset-microchip-sparx5.c new file mode 100644 index 000000000000..0dbd2b6161ef --- /dev/null +++ b/drivers/reset/reset-microchip-sparx5.c @@ -0,0 +1,120 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* Microchip Sparx5 Switch Reset driver + * + * Copyright (c) 2020 Microchip Technology Inc. and its subsidiaries. + * + * The Sparx5 Chip Register Model can be browsed at this location: + * https://github.com/microchip-ung/sparx-5_reginfo + */ +#include +#include +#include +#include +#include +#include + +#define PROTECT_REG 0x84 +#define PROTECT_BIT BIT(10) +#define SOFT_RESET_REG 0x08 +#define SOFT_RESET_BIT BIT(1) + +struct mchp_reset_context { + struct regmap *cpu_ctrl; + struct regmap *gcb_ctrl; + struct reset_controller_dev rcdev; +}; + +static int sparx5_switch_reset(struct reset_controller_dev *rcdev, + unsigned long id) +{ + struct mchp_reset_context *ctx = + container_of(rcdev, struct mchp_reset_context, rcdev); + u32 val; + + /* Make sure the core is PROTECTED from reset */ + regmap_update_bits(ctx->cpu_ctrl, PROTECT_REG, PROTECT_BIT, PROTECT_BIT); + + /* Start soft reset */ + regmap_write(ctx->gcb_ctrl, SOFT_RESET_REG, SOFT_RESET_BIT); + + /* Wait for soft reset done */ + return regmap_read_poll_timeout(ctx->gcb_ctrl, SOFT_RESET_REG, val, + (val & SOFT_RESET_BIT) == 0, + 1, 100); +} + +static const struct reset_control_ops sparx5_reset_ops = { + .reset = sparx5_switch_reset, +}; + +static int mchp_sparx5_reset_probe(struct platform_device *pdev) +{ + struct device_node *dn = pdev->dev.of_node; + struct regmap *cpu_ctrl, *gcb_ctrl; + struct device *dev = &pdev->dev; + struct mchp_reset_context *ctx; + struct device_node *syscon_np; + int err; + + ctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL); + if (!ctx) + return -ENOMEM; + + syscon_np = of_parse_phandle(dn, "cpu-syscon", 0); + if (!syscon_np) + return -ENODEV; + cpu_ctrl = syscon_node_to_regmap(syscon_np); + of_node_put(syscon_np); + if (IS_ERR(cpu_ctrl)) { + err = PTR_ERR(cpu_ctrl); + dev_err(dev, "No cpu-syscon map: %d\n", err); + return err; + } + + syscon_np = of_parse_phandle(dn, "gcb-syscon", 0); + if (!syscon_np) + return -ENODEV; + gcb_ctrl = syscon_node_to_regmap(syscon_np); + of_node_put(syscon_np); + if (IS_ERR(gcb_ctrl)) { + err = PTR_ERR(gcb_ctrl); + dev_err(dev, "No gcb-syscon map: %d\n", err); + return err; + } + + ctx->cpu_ctrl = cpu_ctrl; + ctx->gcb_ctrl = gcb_ctrl; + + ctx->rcdev.owner = THIS_MODULE; + ctx->rcdev.nr_resets = 1; + ctx->rcdev.ops = &sparx5_reset_ops; + ctx->rcdev.of_node = dn; + + return devm_reset_controller_register(dev, &ctx->rcdev); +} + +static const struct of_device_id mchp_sparx5_reset_of_match[] = { + { + .compatible = "microchip,sparx5-switch-reset", + }, + { /*sentinel*/ } +}; + +static struct platform_driver mchp_sparx5_reset_driver = { + .probe = mchp_sparx5_reset_probe, + .driver = { + .name = "sparx5-switch-reset", + .of_match_table = mchp_sparx5_reset_of_match, + }, +}; + +static int __init mchp_sparx5_reset_init(void) +{ + return platform_driver_register(&mchp_sparx5_reset_driver); +} + +postcore_initcall(mchp_sparx5_reset_init); + +MODULE_DESCRIPTION("Microchip Sparx5 switch reset driver"); +MODULE_AUTHOR("Steen Hegelund "); +MODULE_LICENSE("Dual MIT/GPL"); From patchwork Thu Jan 14 16:24:32 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Steen Hegelund X-Patchwork-Id: 12020211 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.0 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5607EC433E6 for ; Thu, 14 Jan 2021 16:26:01 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 09D3B22B2B for ; Thu, 14 Jan 2021 16:26:01 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 09D3B22B2B Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=EazdWJyWiPiv9uJV3vg2NfGGFOVFRrkzXnyNBSrbBAo=; b=XBLZ8+tEcSNNIjIZ2jcRy2HMP z5muKRhmz20RIplqVhALnPtfgQhPcFb8CYCQhclHveq2qC11cnIyCRqFF+MHlMVpwgf36cqdIkurx 0WRmK5yO4rfJovn0N46SsHFO6dOJSivis22t3C0sCFB2vSLbpOzIKdFTbt8pCBDGCUy35hQBAttcr ZDT6uT8wY3C0H6F0jvDHaWzl6j1uDIsfDEtt2a/3C4IofLxhMDDOGhXTuQiOZgUTE+cLY5KM/b0XU hJ1uqTaYLnsKdUnYPjaw8qtrmndC9kwvW4m/P7RqXODz4Z8blZaYMJ5D5rp5fy5TSA/ZyAKQZEs8w bPAu28fWQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1l05Qe-0000qo-PL; Thu, 14 Jan 2021 16:24:56 +0000 Received: from esa.microchip.iphmx.com ([68.232.153.233]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1l05QU-0000na-LH for linux-arm-kernel@lists.infradead.org; Thu, 14 Jan 2021 16:24:47 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1610641487; x=1642177487; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=FV0mNZSYHoDJ0ZsgJsY6Yx9jZI1zRcVnreXiCKznxwY=; b=lBQ+GgsveNQnQSRpHAby6RmJCaQhklRtAKyXwc9ZBH5ONB/91Hi6QBC5 5wdfOO1hbndbwoohy8K4fIZ7/3DZnev2DOzzM7ROOsDbjJL9wkcSxp2Ju oM4mwtNe6yZ/5+tysRmMTJY7mhTiN2RJRUxeN5UuLnNcbglQsplg1dPjR Jc1efFxVdUsyqx2430iYe6bcxqyUdXR1tdIHRloexQaTV+pWZWx0dxsg8 GIq8CyX9jVtWi0/3jCa6q4NseaKPtXh5F9p+FuKR7DDq4CmE9tGXPoFhN YNrqdXTVrtCY+9yEc648mLsxe7CKIsBx1hd+A06BH4FysE/mlIeFfB7YO A==; IronPort-SDR: xQTm7zNlEeiJTYopBGTSLlw/2JE8UcGbX+7O6le+GXugSrQf3MbSFQAjOz5qnfP0dyVS/ZIo5S TQ62WfwzBALdQpQzR7srGb6AHzU6Yv0DJueVjSxxAwdGvFP/cYPfhplu2AyqiYU8uYGeR3WUH3 2eJjeW6BsDPp2RGoFAqI6iZPIIcaP4DKx+O3eV+6VEyg5o1gt8+iqHvhWMAL6n1GAdyR9dL+AQ KSgdadNTDZH3fwDkPNLSxLuG8rCtS7s8dCPpvfAYV97kkv+JMUbIg0yhTTcY+kFuHntmSr7jmv W7I= X-IronPort-AV: E=Sophos;i="5.79,347,1602572400"; d="scan'208";a="105447456" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 14 Jan 2021 09:24:47 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 14 Jan 2021 09:24:45 -0700 Received: from mchp-dev-shegelun.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 14 Jan 2021 09:24:43 -0700 From: Steen Hegelund To: Philipp Zabel , Rob Herring Subject: [PATCH v3 3/3] arm64: dts: reset: add microchip sparx5 switch reset driver Date: Thu, 14 Jan 2021 17:24:32 +0100 Message-ID: <20210114162432.3039657-4-steen.hegelund@microchip.com> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210114162432.3039657-1-steen.hegelund@microchip.com> References: <20210114162432.3039657-1-steen.hegelund@microchip.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210114_112446_894602_C45F85B8 X-CRM114-Status: UNSURE ( 9.74 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Lunn , Alexandre Belloni , devicetree@vger.kernel.org, Steen Hegelund , linux-kernel@vger.kernel.org, Microchip Linux Driver Support , Gregory Clement , linux-arm-kernel@lists.infradead.org Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Signed-off-by: Steen Hegelund --- arch/arm64/boot/dts/microchip/sparx5.dtsi | 14 +++++++++++--- 1 file changed, 11 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/microchip/sparx5.dtsi b/arch/arm64/boot/dts/microchip/sparx5.dtsi index 380281f312d8..4edbb9fcdce0 100644 --- a/arch/arm64/boot/dts/microchip/sparx5.dtsi +++ b/arch/arm64/boot/dts/microchip/sparx5.dtsi @@ -132,9 +132,17 @@ mux: mux-controller { }; }; - reset@611010008 { - compatible = "microchip,sparx5-chip-reset"; - reg = <0x6 0x11010008 0x4>; + gcb_ctrl: syscon@611010000 { + compatible = "microchip,sparx5-gcb-syscon", "syscon"; + reg = <0x6 0x11010000 0x10000>; + }; + + reset: reset-controller@0 { + compatible = "microchip,sparx5-switch-reset"; + reg = <0x6 0x0 0x0>; + #reset-cells = <1>; + cpu-syscon = <&cpu_ctrl>; + gcb-syscon = <&gcb_ctrl>; }; uart0: serial@600100000 {