From patchwork Tue Oct 26 19:55:45 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 12585643 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D0E5DC433EF for ; Tue, 26 Oct 2021 19:57:12 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 85C0E60F39 for ; Tue, 26 Oct 2021 19:57:12 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 85C0E60F39 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=linaro.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=CaOKjAt4+5qzO3kdAZx1koQFEOjvxFMeoatEklx1nAk=; b=hAx4AihVn0OAbX hgW8Wdpg+XbGdSgwHzbYN2B9XQE3NMDZTot+E9jNa0MZ67VNip6DUxBs/fe9EF3IzwuREe7X+z8B/ QJEzmuKifpOL1MW9TcuU0ZKLlXf5vdPJuWn60YIo28wKn50M3a1eIPrePV9OQQ9mXdynjMrwuSPu1 o/t9OY8Pw5aH5rX31vleF2RoqQ53vUPIq6coe/rtB7UxE5KLlsOnwqby0QkkvRNCnMaTSqKMOqQoQ oP58YFxaamA6+ZpVGOXqOzB4NsoFdQFRGSmr8myq/WPo8upwglTK0glRObvC+RCJcPPebHBG/W+lv fvIYr+K6ryrQOOwTgA9A==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mfSY4-002xmf-TY; Tue, 26 Oct 2021 19:55:53 +0000 Received: from mail-pl1-x636.google.com ([2607:f8b0:4864:20::636]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mfSY0-002xmH-JZ for linux-arm-kernel@lists.infradead.org; Tue, 26 Oct 2021 19:55:50 +0000 Received: by mail-pl1-x636.google.com with SMTP id c4so292965plg.13 for ; Tue, 26 Oct 2021 12:55:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=3u3OZ4ReGap6MDckDvaugP/Cyefq/GOGQ2Dr3PW7MJs=; b=Sd+uqLbKtPsfihKWibPSh+Vthxu9BWxk4OxlBXe0DYR0qZNBLTk8GR/JMMv65H775z uBP6RXj69v4ndnuV9Ho64/DHhV8TWopUx4v4kfS1/y7vh/VwyBD88rd+ZfnFsV1UDUbd eZnYG89vNrAXbA23+n7nFFgwATLLXaoOwyCcGMOzy8U2S1Z/4Zx/DH6fO4fz/d3Bp7Tn 1mEvapRfDi75lefYas0z3odYfe8kYRN/4ppSdTN9D8qd+c3TvCNVJxxBhWtf9QldQmi0 BoZRE1rihyzZ6tmAF+tvknWWoRbodIcPD8/pSpUY4qWdQfRLkjJ17cktYqipIQbhv44r uoAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=3u3OZ4ReGap6MDckDvaugP/Cyefq/GOGQ2Dr3PW7MJs=; b=AIFTp4rTz210qpFEis/KuioGSl8tQsGcZGhPPnh1GlXn66WlQR5ZYUuviosM1UlTUs BvAgvMd3UXhueDB0iZHXMfAABmTDcRvsgl5e6OSGJvO4xZlDxSAUecCA0/xOpxb52QCg FBbRazq3OHDlGe0Q3McMv7x2g+A0y63SqiK1GB94wETKymq30gl0sCLe5OXHPVi5rryX IH9AhItSyyQApSlWG6wvs4BsPmlifsMJChK5Jv2AF2qKTE6GpvwYl9GzAbiF6hEsoU/k NskCckcnBrVXim2hGza3gIYScjid0m36OKAeeqW/0LLw70lEKGWlGXqTb0JWa1uCF6xG Z2cw== X-Gm-Message-State: AOAM532+rD42UN0ffp3y556uv/AZRUzhc6SXVu52v42/cKcdNnjGmFhg UbnvojABunoez0gkDZvwF3a1ZQ== X-Google-Smtp-Source: ABdhPJz9qlxOuNe8uV5I7zb6FzSByVwsw2dM925IB33016jxrkOWoPHcxHjPVwnJ891zk21AKY8r6A== X-Received: by 2002:a17:90b:3e84:: with SMTP id rj4mr881768pjb.177.1635278147530; Tue, 26 Oct 2021 12:55:47 -0700 (PDT) Received: from p14s.cg.shawcable.net (S0106889e681aac74.cg.shawcable.net. [68.147.0.187]) by smtp.gmail.com with ESMTPSA id p13sm18355848pgr.27.2021.10.26.12.55.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Oct 2021 12:55:46 -0700 (PDT) From: Mathieu Poirier To: gregkh@linuxfoundation.org Cc: coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [GIT PULL v2] Coresight changes for v5.16 Date: Tue, 26 Oct 2021 13:55:45 -0600 Message-Id: <20211026195545.3951306-1-mathieu.poirier@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211026_125548_718426_6BC3D59E X-CRM114-Status: GOOD ( 19.12 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The following changes since commit 5816b3e6577eaa676ceb00a848f0fd65fe2adc29: Linux 5.15-rc3 (2021-09-26 14:08:19 -0700) are available in the Git repository at: git@gitolite.kernel.org:pub/scm/linux/kernel/git/coresight/linux.git tags/coresight-next-v5.16 for you to fetch changes up to 7cf0754113f7ed6fad999483e40d95985c987353: arm64: errata: Enable TRBE workaround for write to out-of-range address (2021-10-25 12:06:02 -0600) ---------------------------------------------------------------- Coresight changes for v5.16 - A new option to make coresight cpu-debug capabilities available as early as possible in the kernel boot process. - Make trace sessions more enduring by coping with scenarios where events are scheduled on CPUs that can't reach the selected sink. - A set of improvement to make the TMC-ETR driver more efficient. - Enhancements to the TRBE driver to correct several errata. - An enhancement to make the AXI burts size configurable for TMC devices that can't work with the default value. - A fix in the CTI module to use the correct device when calling pm_runtime_put() - The addition of the Kryo-5xx device to the list of support ETMs. Signed-off-by: Mathieu Poirier ---------------------------------------------------------------- Brian Norris (1): coresight: cpu-debug: Control default behavior via Kconfig James Clark (1): coresight: Don't immediately close events that are run on invalid CPU/sink combos Leo Yan (5): coresight: tmc-etr: Add barrier after updating AUX ring buffer coresight: tmc-etf: Add comment for store ordering coresight: tmc-etr: Use perf_output_handle::head for AUX ring buffer coresight: Update comments for removing cs_etm_find_snapshot() coresight: tmc-etr: Speed up for bounce buffer in flat mode Suzuki K Poulose (28): arm64: Add Neoverse-N2, Cortex-A710 CPU part definition arm64: errata: Add detection for TRBE overwrite in FILL mode arm64: errata: Add workaround for TSB flush failures arm64: errata: Add detection for TRBE write to out-of-range coresight: etm4x: Save restore TRFCR_EL1 coresight: etm4x: Use Trace Filtering controls dynamically coresight: etm-pmu: Ensure the AUX handle is valid coresight: trbe: Ensure the format flag is always set coresight: trbe: Drop duplicate TRUNCATE flags coresight: trbe: Unify the enabling sequence coresight: trbe: irq handler: Do not disable TRBE if no action is needed coresight: trbe: Fix handling of spurious interrupts coresight: trbe: Do not truncate buffer on IRQ coresight: trbe: End the AUX handle on truncation coresight: trbe: Prohibit trace before disabling TRBE coresight: trbe: Fix incorrect access of the sink specific data coresight: trbe: Defer the probe on offline CPUs coresight: trbe: Add a helper to calculate the trace generated coresight: trbe: Add a helper to pad a given buffer area coresight: trbe: Decouple buffer base from the hardware base coresight: trbe: Allow driver to choose a different alignment coresight: trbe: Add infrastructure for Errata handling coresight: trbe: Workaround TRBE errata overwrite in FILL mode coresight: trbe: Add a helper to determine the minimum buffer size coresight: trbe: Make sure we have enough space coresight: trbe: Work around write to out of range arm64: errata: Enable workaround for TRBE overwrite in FILL mode arm64: errata: Enable TRBE workaround for write to out-of-range address Tanmay Jagdale (2): dt-bindings: coresight: Add burst size for TMC coresight: tmc: Configure AXI write burst size Tao Zhang (2): coresight: cti: Correct the parameter for pm_runtime_put coresight: etm4x: Add ETM PID for Kryo-5XX Documentation/arm64/silicon-errata.rst | 12 + .../devicetree/bindings/arm/coresight.txt | 5 + arch/arm64/Kconfig | 111 +++++ arch/arm64/include/asm/barrier.h | 16 +- arch/arm64/include/asm/cputype.h | 4 + arch/arm64/kernel/cpu_errata.c | 64 +++ arch/arm64/tools/cpucaps | 3 + drivers/hwtracing/coresight/Kconfig | 13 + drivers/hwtracing/coresight/coresight-cpu-debug.c | 2 +- drivers/hwtracing/coresight/coresight-cti-core.c | 2 +- drivers/hwtracing/coresight/coresight-etb10.c | 5 +- drivers/hwtracing/coresight/coresight-etm-perf.c | 56 ++- drivers/hwtracing/coresight/coresight-etm4x-core.c | 101 +++- drivers/hwtracing/coresight/coresight-etm4x.h | 9 +- .../coresight/coresight-self-hosted-trace.h | 33 ++ drivers/hwtracing/coresight/coresight-tmc-core.c | 21 +- drivers/hwtracing/coresight/coresight-tmc-etf.c | 10 +- drivers/hwtracing/coresight/coresight-tmc-etr.c | 52 +- drivers/hwtracing/coresight/coresight-tmc.h | 6 +- drivers/hwtracing/coresight/coresight-trbe.c | 534 +++++++++++++++++---- 20 files changed, 905 insertions(+), 154 deletions(-) create mode 100644 drivers/hwtracing/coresight/coresight-self-hosted-trace.h