From patchwork Sat Dec 11 02:22:18 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671561 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 60DF4C4332F for ; Sat, 11 Dec 2021 02:22:40 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244345AbhLKC0O (ORCPT ); Fri, 10 Dec 2021 21:26:14 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53148 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244365AbhLKC0M (ORCPT ); Fri, 10 Dec 2021 21:26:12 -0500 Received: from mail-ed1-x532.google.com (mail-ed1-x532.google.com [IPv6:2a00:1450:4864:20::532]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 50501C061746 for ; Fri, 10 Dec 2021 18:22:36 -0800 (PST) Received: by mail-ed1-x532.google.com with SMTP id z5so36024527edd.3 for ; Fri, 10 Dec 2021 18:22:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=f1x0MbbgLdCM6zVNKS7k9IWs8Jj79v34SDtWcRNU2QM=; b=Uk0/slH5gDlxtJyWtvLCaRK7z+lTZCSIKQx94LFnG7kqtdyIiBHyFZT+a2LD1k64p+ +pK+PnQR1uGQnVH3+Ost6iMDCSpmfO7pG0100NE++esjR3Yu2lPDwkSOi5+xWP8V/q/K AP+FbYlODddLGKdqns3jLE034aXT1qst8gFgE68/o5OfdAiPBO15qwgkczoLMO2DUi6A 6tOzRloRLEGGu6UAsB0j1mEObMlpZoUwMN5l0sL+fieyOsQl0wIO9op988Pi+jaRbGJI rNFpJ0j3kov9FEUvK01e4QrwpXHWjlIIpgMxsW0KdrHDxhIM6ICqAoqbfybCFHU0VofH lrIQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=f1x0MbbgLdCM6zVNKS7k9IWs8Jj79v34SDtWcRNU2QM=; b=HtDV3Yw1CFADvQUl9QSxe6F3B5vtxaHXJ8IMJaQxQEZNwz4xjMXXJcESnecbvczRBn v/fRCTzuMCNDbUNOWUMHmduROXpovaTOT184r2VUswbqb4ReZe6Lc1YQJqK1thJ8jvdp u1AKcTc29R7n9SLZbNsN9U3SM8fWax6udgmzGL+ySzqlh/+2gKxiHdDqMwky5cnyooYA OhNddsIEBvtHzo7sRrIbNzHYGWMGJuUCW4xGrdbP0yWZ+8nFWb9Yf24zlIt7WYY5wCBk KL3HU/ZEk3ZZ4DqialPhzJr9Q6df3if5IAlK4cxiujAYCEdmAKu5NR5en1zvKzF5eOOA OcjA== X-Gm-Message-State: AOAM533YiJJr4jihul2mH59eXdxh924IW4q8EpRKjJf6G586GfLP3kR2 bJSOJr+9jTUf9nqDwJGwHevPUQ== X-Google-Smtp-Source: ABdhPJzw9c46mfaEVH3U66ry5LxpbGmsr36tO2Ven7s10p8RAzNZii19O3EReSExLtzG+10SZ9OKLw== X-Received: by 2002:a17:906:2c16:: with SMTP id e22mr28628603ejh.501.1639189354779; Fri, 10 Dec 2021 18:22:34 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:34 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 1/7] mfd: qcom-spmi-pmic: expose the PMIC revid information to clients Date: Sat, 11 Dec 2021 02:22:18 +0000 Message-Id: <20211211022224.3488860-2-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly Some PMIC functions such as the RRADC need to be aware of the PMIC chip revision information to implement errata or otherwise adjust behaviour, export the PMIC information to enable this. This is specifically required to enable the RRADC to adjust coefficients based on which chip fab the PMIC was produced in, this can vary per unique device and therefore has to be read at runtime. Signed-off-by: Caleb Connolly --- drivers/mfd/qcom-spmi-pmic.c | 103 +++++++++++++++++------------------ include/soc/qcom/qcom-pmic.h | 58 ++++++++++++++++++++ 2 files changed, 108 insertions(+), 53 deletions(-) create mode 100644 include/soc/qcom/qcom-pmic.h diff --git a/drivers/mfd/qcom-spmi-pmic.c b/drivers/mfd/qcom-spmi-pmic.c index 1cacc00aa6c9..78530c1aca4b 100644 --- a/drivers/mfd/qcom-spmi-pmic.c +++ b/drivers/mfd/qcom-spmi-pmic.c @@ -3,51 +3,25 @@ * Copyright (c) 2014, The Linux Foundation. All rights reserved. */ +#include +#include #include #include +#include #include +#include #include #include +#include #define PMIC_REV2 0x101 #define PMIC_REV3 0x102 #define PMIC_REV4 0x103 #define PMIC_TYPE 0x104 #define PMIC_SUBTYPE 0x105 - +#define PMIC_FAB_ID 0x1f2 #define PMIC_TYPE_VALUE 0x51 -#define COMMON_SUBTYPE 0x00 -#define PM8941_SUBTYPE 0x01 -#define PM8841_SUBTYPE 0x02 -#define PM8019_SUBTYPE 0x03 -#define PM8226_SUBTYPE 0x04 -#define PM8110_SUBTYPE 0x05 -#define PMA8084_SUBTYPE 0x06 -#define PMI8962_SUBTYPE 0x07 -#define PMD9635_SUBTYPE 0x08 -#define PM8994_SUBTYPE 0x09 -#define PMI8994_SUBTYPE 0x0a -#define PM8916_SUBTYPE 0x0b -#define PM8004_SUBTYPE 0x0c -#define PM8909_SUBTYPE 0x0d -#define PM8028_SUBTYPE 0x0e -#define PM8901_SUBTYPE 0x0f -#define PM8950_SUBTYPE 0x10 -#define PMI8950_SUBTYPE 0x11 -#define PM8998_SUBTYPE 0x14 -#define PMI8998_SUBTYPE 0x15 -#define PM8005_SUBTYPE 0x18 -#define PM660L_SUBTYPE 0x1A -#define PM660_SUBTYPE 0x1B -#define PM8150_SUBTYPE 0x1E -#define PM8150L_SUBTYPE 0x1f -#define PM8150B_SUBTYPE 0x20 -#define PMK8002_SUBTYPE 0x21 -#define PM8009_SUBTYPE 0x24 -#define PM8150C_SUBTYPE 0x26 -#define SMB2351_SUBTYPE 0x29 - static const struct of_device_id pmic_spmi_id_table[] = { { .compatible = "qcom,pm660", .data = (void *)PM660_SUBTYPE }, { .compatible = "qcom,pm660l", .data = (void *)PM660L_SUBTYPE }, @@ -81,57 +55,64 @@ static const struct of_device_id pmic_spmi_id_table[] = { { } }; -static void pmic_spmi_show_revid(struct regmap *map, struct device *dev) +static void pmic_spmi_load_revid(struct regmap *map, struct device *dev, + struct qcom_spmi_pmic *pmic) { - unsigned int rev2, minor, major, type, subtype; - const char *name = "unknown"; int ret, i; - ret = regmap_read(map, PMIC_TYPE, &type); + ret = regmap_read(map, PMIC_TYPE, &pmic->type); if (ret < 0) return; - if (type != PMIC_TYPE_VALUE) + if (pmic->type != PMIC_TYPE_VALUE) return; - ret = regmap_read(map, PMIC_SUBTYPE, &subtype); + ret = regmap_read(map, PMIC_SUBTYPE, &pmic->subtype); if (ret < 0) return; for (i = 0; i < ARRAY_SIZE(pmic_spmi_id_table); i++) { - if (subtype == (unsigned long)pmic_spmi_id_table[i].data) + if (pmic->subtype == (unsigned long)pmic_spmi_id_table[i].data) break; } - if (i != ARRAY_SIZE(pmic_spmi_id_table)) - name = pmic_spmi_id_table[i].compatible; + if (i != ARRAY_SIZE(pmic_spmi_id_table)) { + pmic->name = kmalloc(strlen(pmic_spmi_id_table[i].compatible), + GFP_KERNEL); + strncpy(pmic->name, pmic_spmi_id_table[i].compatible, + strlen(pmic_spmi_id_table[i].compatible)); + } - ret = regmap_read(map, PMIC_REV2, &rev2); + ret = regmap_read(map, PMIC_REV2, &pmic->rev2); if (ret < 0) return; - ret = regmap_read(map, PMIC_REV3, &minor); + ret = regmap_read(map, PMIC_REV3, &pmic->minor); if (ret < 0) return; - ret = regmap_read(map, PMIC_REV4, &major); + ret = regmap_read(map, PMIC_REV4, &pmic->major); if (ret < 0) return; + if (pmic->subtype == PMI8998_SUBTYPE || pmic->subtype == PM660_SUBTYPE) { + ret = regmap_read(map, PMIC_FAB_ID, &pmic->fab_id); + if (ret < 0) + return; + } + /* * In early versions of PM8941 and PM8226, the major revision number * started incrementing from 0 (eg 0 = v1.0, 1 = v2.0). * Increment the major revision number here if the chip is an early * version of PM8941 or PM8226. */ - if ((subtype == PM8941_SUBTYPE || subtype == PM8226_SUBTYPE) && - major < 0x02) - major++; - - if (subtype == PM8110_SUBTYPE) - minor = rev2; + if ((pmic->subtype == PM8941_SUBTYPE || pmic->subtype == PM8226_SUBTYPE) && + pmic->major < 0x02) + pmic->major++; - dev_dbg(dev, "%x: %s v%d.%d\n", subtype, name, major, minor); + if (pmic->subtype == PM8110_SUBTYPE) + pmic->minor = pmic->rev2; } static const struct regmap_config spmi_regmap_config = { @@ -144,22 +125,38 @@ static const struct regmap_config spmi_regmap_config = { static int pmic_spmi_probe(struct spmi_device *sdev) { struct regmap *regmap; + struct qcom_spmi_pmic *pmic; regmap = devm_regmap_init_spmi_ext(sdev, &spmi_regmap_config); if (IS_ERR(regmap)) return PTR_ERR(regmap); + pmic = devm_kzalloc(&sdev->dev, sizeof(*pmic), GFP_KERNEL); + if (!pmic) + return -ENOMEM; + /* Only the first slave id for a PMIC contains this information */ - if (sdev->usid % 2 == 0) - pmic_spmi_show_revid(regmap, &sdev->dev); + if (sdev->usid % 2 == 0) { + pmic_spmi_load_revid(regmap, &sdev->dev, pmic); + spmi_device_set_drvdata(sdev, pmic); + qcom_pmic_print_info(&sdev->dev, pmic); + } return devm_of_platform_populate(&sdev->dev); } +static void pmic_spmi_remove(struct spmi_device *sdev) +{ + struct qcom_spmi_pmic *pmic = spmi_device_get_drvdata(sdev); + + kfree(pmic->name); +} + MODULE_DEVICE_TABLE(of, pmic_spmi_id_table); static struct spmi_driver pmic_spmi_driver = { .probe = pmic_spmi_probe, + .remove = pmic_spmi_remove, .driver = { .name = "pmic-spmi", .of_match_table = pmic_spmi_id_table, diff --git a/include/soc/qcom/qcom-pmic.h b/include/soc/qcom/qcom-pmic.h new file mode 100644 index 000000000000..bf87a4f2de6a --- /dev/null +++ b/include/soc/qcom/qcom-pmic.h @@ -0,0 +1,58 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* Copyright (c) 2021 Linaro. All rights reserved. + * Copyright (c) 2021 Caleb Connolly + */ + +#define COMMON_SUBTYPE 0x00 +#define PM8941_SUBTYPE 0x01 +#define PM8841_SUBTYPE 0x02 +#define PM8019_SUBTYPE 0x03 +#define PM8226_SUBTYPE 0x04 +#define PM8110_SUBTYPE 0x05 +#define PMA8084_SUBTYPE 0x06 +#define PMI8962_SUBTYPE 0x07 +#define PMD9635_SUBTYPE 0x08 +#define PM8994_SUBTYPE 0x09 +#define PMI8994_SUBTYPE 0x0a +#define PM8916_SUBTYPE 0x0b +#define PM8004_SUBTYPE 0x0c +#define PM8909_SUBTYPE 0x0d +#define PM8028_SUBTYPE 0x0e +#define PM8901_SUBTYPE 0x0f +#define PM8950_SUBTYPE 0x10 +#define PMI8950_SUBTYPE 0x11 +#define PM8998_SUBTYPE 0x14 +#define PMI8998_SUBTYPE 0x15 +#define PM8005_SUBTYPE 0x18 +#define PM660L_SUBTYPE 0x1A +#define PM660_SUBTYPE 0x1B +#define PM8150_SUBTYPE 0x1E +#define PM8150L_SUBTYPE 0x1f +#define PM8150B_SUBTYPE 0x20 +#define PMK8002_SUBTYPE 0x21 +#define PM8009_SUBTYPE 0x24 +#define PM8150C_SUBTYPE 0x26 +#define SMB2351_SUBTYPE 0x29 + +#define PMI8998_FAB_ID_SMIC 0x11 +#define PMI8998_FAB_ID_GF 0x30 + +#define PM660_FAB_ID_GF 0x0 +#define PM660_FAB_ID_TSMC 0x2 +#define PM660_FAB_ID_MX 0x3 + +struct qcom_spmi_pmic { + unsigned int type; + unsigned int subtype; + unsigned int major; + unsigned int minor; + unsigned int rev2; + unsigned int fab_id; + char *name; +}; + +inline void qcom_pmic_print_info(struct device *dev, struct qcom_spmi_pmic *pmic) +{ + dev_info(dev, "%x: %s v%d.%d\n", + pmic->subtype, pmic->name, pmic->major, pmic->minor); +} From patchwork Sat Dec 11 02:22:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671563 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7A1AAC4332F for ; Sat, 11 Dec 2021 02:22:45 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244516AbhLKC0Q (ORCPT ); Fri, 10 Dec 2021 21:26:16 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53162 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244380AbhLKC0N (ORCPT ); Fri, 10 Dec 2021 21:26:13 -0500 Received: from mail-ed1-x52b.google.com (mail-ed1-x52b.google.com [IPv6:2a00:1450:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 62FE9C061714 for ; Fri, 10 Dec 2021 18:22:37 -0800 (PST) Received: by mail-ed1-x52b.google.com with SMTP id t5so34958969edd.0 for ; Fri, 10 Dec 2021 18:22:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=UGu50E09mCw1U2A+S3O19n9x6nLpFWs+pIRJt2who2g=; b=FJhMOelpXH/gQkr1u/xvKKHT9KsquhHmDyWP+tjc1adW1YFCaZkavXR9QdYylwIw52 H2R9nCMEeAE9yjspJ5c709PvGmqCkjeSjTe33VtSdPfDfo8sG0t7ImLhA44MZDv3nznO aSfghjxeL7RCjJpjJZsdjy77Hd36uu2nn2rC4r7bwV1OS5Cq0q5zQHCm+x+7Rb+Ya3RL drgZYdhsrPgLjeE9wUcXjh1x1ubJTZXpckLgux9X3WpcXunflwuRsIijrDpe9qdOEnQj s+XwQWCSGhbGOV20nm418dzEuUb2zJ5nK7f1x3GPnr8gCTblGd7Re1k8VtSGTEqCQutI zzAQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=UGu50E09mCw1U2A+S3O19n9x6nLpFWs+pIRJt2who2g=; b=kYiQ5o6eLjvJ/ayBAJ4OZNPe7TiuuYLi/9LRSlZ6RZXFOwaJ/8vJ85L2qgJRKUn39Q 9i5gbHwzXH/RGMlnK/KhPEDz82ynRJe8lu2uT9wNThtDlJPyzS6RPBqxX8IPe3BuYlzV 3mxrGQKuBldSL6uuAU1c/Khd1nYr+g4WR0KgWbE5N146QGD6UJ1lmFh7kxJWBXiBQkSh oF53CEL4/YO4/xFBeLDPWmV1uHDi5MA41jImFnli6xmDR7IuGWySWKS9w7J0dmxyg/5U LcImGzS7tQm5e/qvGxHAW/3IX4Lbd7ngnarg14zLWKRHmIesoIJmlV/7re3XFzi5ltLN 188Q== X-Gm-Message-State: AOAM532x1KMkfaJmhjmRbhGqmdrTf1II/9dz+Td7VtzPAlpWETuY/qjR 9GxH2QHts3E8rPT2MSaIPAsf3A== X-Google-Smtp-Source: ABdhPJylsm/JkdtpGjy9BZuZbGuSwA+7ItwXoqaYozk3OClVmNQrEogbcpSPKrL3NdH+T+lW+WBY6A== X-Received: by 2002:a17:907:3e9a:: with SMTP id hs26mr28599389ejc.433.1639189355965; Fri, 10 Dec 2021 18:22:35 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:35 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 2/7] dt-bindings: iio: adc: document qcom-spmi-rradc Date: Sat, 11 Dec 2021 02:22:19 +0000 Message-Id: <20211211022224.3488860-3-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly Add dt-binding docs for the Qualcomm SPMI RRADC found in PMICs like PMI8998 and PMI8994 Signed-off-by: Caleb Connolly Reviewed-by: Rob Herring --- .../bindings/iio/adc/qcom,spmi-rradc.yaml | 54 +++++++++++++++++++ 1 file changed, 54 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml b/Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml new file mode 100644 index 000000000000..11d47c46a48d --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/qcom,spmi-rradc.yaml @@ -0,0 +1,54 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/qcom,spmi-rradc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm's SPMI PMIC Round Robin ADC + +maintainers: + - Caleb Connolly + +description: | + The Qualcomm SPMI Round Robin ADC (RRADC) provides interface to clients to read the + voltage, current and temperature for supported peripherals such as the battery thermistor + die temperature, charger temperature, USB and DC input voltage / current and battery ID + resistor. + +properties: + compatible: + enum: + - qcom,pmi8998-rradc + - qcom,pm660-rradc + + reg: + description: rradc base address and length in the SPMI PMIC register map + maxItems: 1 + + qcom,batt-id-delay-ms: + description: + Sets the hardware settling time for the battery ID resistor. + enum: [0, 1, 4, 12, 20, 40, 60, 80] + + "#io-channel-cells": + const: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + pmic { + #address-cells = <1>; + #size-cells = <0>; + + pmic_rradc: adc@4500 { + compatible = "qcom,pmi8998-rradc"; + reg = <0x4500>; + #io-channel-cells = <1>; + }; + }; +... From patchwork Sat Dec 11 02:22:20 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671565 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4F570C433FE for ; Sat, 11 Dec 2021 02:22:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244578AbhLKC0S (ORCPT ); Fri, 10 Dec 2021 21:26:18 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53178 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244443AbhLKC0P (ORCPT ); Fri, 10 Dec 2021 21:26:15 -0500 Received: from mail-ed1-x52c.google.com (mail-ed1-x52c.google.com [IPv6:2a00:1450:4864:20::52c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BCDF3C061353 for ; Fri, 10 Dec 2021 18:22:38 -0800 (PST) Received: by mail-ed1-x52c.google.com with SMTP id g14so34521779edb.8 for ; Fri, 10 Dec 2021 18:22:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=F7lcf5ilG+xLTlYtOuam2bqVvWG2k5J8tQ9J6fo7D40=; b=O4QCdsd4pC2owhP9ebL2jiq7RRCHUT5f+701kFwIrNmHn8cx9kpd2Hy0Ul7ar/yao/ P92SPo9PSqFuHiQnxdRYhy0WvYK94olr2lAglYEHNkNkP+Arqy+aISoKP5V9VAyHmaTn G9r0HBb1KgV8JjhmPkcPvp3B2Iq8xyfQ1WYsfsNKOniskru1GvqWKZlFxaJ9ufeKS5k1 pFkRMLGBCfy2pP56LvNLmmRDoHwFZS30gMLP0XyG1bsttWEuJIYqQ+dlaF1vcSwBoS9E 2gRee8/NtHSzWH8vSI4dlr+s6bXLfkA93UvWZICbO1D/oeEmDiO02uDa78Kr20wJlIXb 7tFA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=F7lcf5ilG+xLTlYtOuam2bqVvWG2k5J8tQ9J6fo7D40=; b=zRnNbScyEVBm1+zgFRfh3lGFnPUP/UhtZL5hGpCY7+Bf8D1lcL4v3gM/FARqVSCwr4 smYD0qZjqiG9Vazv5vX9bXIdBsevLkLACVmil9wamNkGcqZJ2zmma11jj2hySHWa19Um Txoc+dc3RZGbfgDcNICpw9tD6tby0iIpEHY2Y1yMRiupLk6W1qEt2/rWeC17BpEoxxV4 Z5Y8UTRMKuNKDEXvleoBnJMOGriLA1UxoyfI1z2hjDlaUIqxgZj5XQDgsJNE4Dk4kUyL YprWjGCYBq/IXYN4wScbhZ0gA+FtngTdM9DqEJnK87psnIbDuK+Mjhcd0L1JLxM2WuNZ rV/w== X-Gm-Message-State: AOAM532jDSGNyylDNXX7YY15rmSN1P1JJ0EAAOkqcwr9h/mLtAJvdShn X9JujTaUEsEDq/QqsSoUL4D2ag== X-Google-Smtp-Source: ABdhPJwcbW5lkjGkQ8g3gYoMx/wC6PBIw1cAaFh5iJk/mTQVCSb6SdiAgN8eB7ABFRca+NfYue/i3w== X-Received: by 2002:a05:6402:11c8:: with SMTP id j8mr45167938edw.33.1639189357083; Fri, 10 Dec 2021 18:22:37 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:36 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 3/7] iio: adc: qcom-spmi-rradc: introduce round robin adc Date: Sat, 11 Dec 2021 02:22:20 +0000 Message-Id: <20211211022224.3488860-4-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly The Round Robin ADC is responsible for reading data about the rate of charge from the USB or DC in jacks, it can also read the battery ID (resistence) and some temperatures. It is found on the PMI8998 and PM660 Qualcomm PMICs. Signed-off-by: Caleb Connolly --- drivers/iio/adc/Kconfig | 13 + drivers/iio/adc/Makefile | 1 + drivers/iio/adc/qcom-spmi-rradc.c | 1020 +++++++++++++++++++++++++++++ 3 files changed, 1034 insertions(+) create mode 100644 drivers/iio/adc/qcom-spmi-rradc.c diff --git a/drivers/iio/adc/Kconfig b/drivers/iio/adc/Kconfig index 8bf5b62a73f4..d7765b177cd3 100644 --- a/drivers/iio/adc/Kconfig +++ b/drivers/iio/adc/Kconfig @@ -812,6 +812,19 @@ config QCOM_PM8XXX_XOADC To compile this driver as a module, choose M here: the module will be called qcom-pm8xxx-xoadc. +config QCOM_SPMI_RRADC + tristate "Qualcomm SPMI RRADC" + depends on MFD_SPMI_PMIC + help + This is for the PMIC Round Robin ADC driver. + + This driver exposes the battery ID resistor, battery thermal, PMIC die + temperature, charger USB in and DC in voltage and current. + + To compile this driver as a module, choose M here: the module will + be called qcom-qpmi-rradc. + + config QCOM_SPMI_IADC tristate "Qualcomm SPMI PMIC current ADC" depends on SPMI diff --git a/drivers/iio/adc/Makefile b/drivers/iio/adc/Makefile index d3f53549720c..ca8bad549175 100644 --- a/drivers/iio/adc/Makefile +++ b/drivers/iio/adc/Makefile @@ -77,6 +77,7 @@ obj-$(CONFIG_NPCM_ADC) += npcm_adc.o obj-$(CONFIG_PALMAS_GPADC) += palmas_gpadc.o obj-$(CONFIG_QCOM_SPMI_ADC5) += qcom-spmi-adc5.o obj-$(CONFIG_QCOM_SPMI_IADC) += qcom-spmi-iadc.o +obj-$(CONFIG_QCOM_SPMI_RRADC) += qcom-spmi-rradc.o obj-$(CONFIG_QCOM_VADC_COMMON) += qcom-vadc-common.o obj-$(CONFIG_QCOM_SPMI_VADC) += qcom-spmi-vadc.o obj-$(CONFIG_QCOM_PM8XXX_XOADC) += qcom-pm8xxx-xoadc.o diff --git a/drivers/iio/adc/qcom-spmi-rradc.c b/drivers/iio/adc/qcom-spmi-rradc.c new file mode 100644 index 000000000000..ce2bbb8c5c25 --- /dev/null +++ b/drivers/iio/adc/qcom-spmi-rradc.c @@ -0,0 +1,1020 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2021 Linaro Limited. + * Author: Caleb Connolly + * + * This driver is for the Round Robin ADC found in the pmi8998 and pm660 PMICs. + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define RR_ADC_EN_CTL 0x46 +#define RR_ADC_SKIN_TEMP_LSB 0x50 +#define RR_ADC_SKIN_TEMP_MSB 0x51 +#define RR_ADC_RR_ADC_CTL 0x52 +#define RR_ADC_ADC_CTL_CONTINUOUS_SEL BIT(3) +#define RR_ADC_ADC_LOG 0x53 +#define RR_ADC_ADC_LOG_CLR_CTRL BIT(0) + +#define RR_ADC_FAKE_BATT_LOW_LSB 0x58 +#define RR_ADC_FAKE_BATT_LOW_MSB 0x59 +#define RR_ADC_FAKE_BATT_HIGH_LSB 0x5A +#define RR_ADC_FAKE_BATT_HIGH_MSB 0x5B + +#define RR_ADC_BATT_ID_CTRL 0x60 +#define RR_ADC_BATT_ID_CTRL_CHANNEL_CONV BIT(0) +#define RR_ADC_BATT_ID_TRIGGER 0x61 +#define RR_ADC_BATT_ID_TRIGGER_CTL BIT(0) +#define RR_ADC_BATT_ID_STS 0x62 +#define RR_ADC_BATT_ID_CFG 0x63 +#define RR_ADC_BATT_ID_5_LSB 0x66 +#define RR_ADC_BATT_ID_5_MSB 0x67 +#define RR_ADC_BATT_ID_15_LSB 0x68 +#define RR_ADC_BATT_ID_15_MSB 0x69 +#define RR_ADC_BATT_ID_150_LSB 0x6A +#define RR_ADC_BATT_ID_150_MSB 0x6B + +#define RR_ADC_BATT_THERM_CTRL 0x70 +#define RR_ADC_BATT_THERM_TRIGGER 0x71 +#define RR_ADC_BATT_THERM_STS 0x72 +#define RR_ADC_BATT_THERM_CFG 0x73 +#define RR_ADC_BATT_THERM_LSB 0x74 +#define RR_ADC_BATT_THERM_MSB 0x75 +#define RR_ADC_BATT_THERM_FREQ 0x76 + +#define RR_ADC_AUX_THERM_CTRL 0x80 +#define RR_ADC_AUX_THERM_TRIGGER 0x81 +#define RR_ADC_AUX_THERM_STS 0x82 +#define RR_ADC_AUX_THERM_CFG 0x83 +#define RR_ADC_AUX_THERM_LSB 0x84 +#define RR_ADC_AUX_THERM_MSB 0x85 + +#define RR_ADC_SKIN_HOT 0x86 +#define RR_ADC_SKIN_TOO_HOT 0x87 + +#define RR_ADC_AUX_THERM_C1 0x88 +#define RR_ADC_AUX_THERM_C2 0x89 +#define RR_ADC_AUX_THERM_C3 0x8A +#define RR_ADC_AUX_THERM_HALF_RANGE 0x8B + +#define RR_ADC_USB_IN_V_CTRL 0x90 +#define RR_ADC_USB_IN_V_TRIGGER 0x91 +#define RR_ADC_USB_IN_V_EVERY_CYCLE BIT(7) +#define RR_ADC_USB_IN_V_STS 0x92 +#define RR_ADC_USB_IN_V_LSB 0x94 +#define RR_ADC_USB_IN_V_MSB 0x95 +#define RR_ADC_USB_IN_I_CTRL 0x98 +#define RR_ADC_USB_IN_I_TRIGGER 0x99 +#define RR_ADC_USB_IN_I_STS 0x9A +#define RR_ADC_USB_IN_I_LSB 0x9C +#define RR_ADC_USB_IN_I_MSB 0x9D + +#define RR_ADC_DC_IN_V_CTRL 0xA0 +#define RR_ADC_DC_IN_V_TRIGGER 0xA1 +#define RR_ADC_DC_IN_V_STS 0xA2 +#define RR_ADC_DC_IN_V_LSB 0xA4 +#define RR_ADC_DC_IN_V_MSB 0xA5 +#define RR_ADC_DC_IN_I_CTRL 0xA8 +#define RR_ADC_DC_IN_I_TRIGGER 0xA9 +#define RR_ADC_DC_IN_I_STS 0xAA +#define RR_ADC_DC_IN_I_LSB 0xAC +#define RR_ADC_DC_IN_I_MSB 0xAD + +#define RR_ADC_PMI_DIE_TEMP_CTRL 0xB0 +#define RR_ADC_PMI_DIE_TEMP_TRIGGER 0xB1 +#define RR_ADC_PMI_DIE_TEMP_STS 0xB2 +#define RR_ADC_PMI_DIE_TEMP_CFG 0xB3 +#define RR_ADC_PMI_DIE_TEMP_LSB 0xB4 +#define RR_ADC_PMI_DIE_TEMP_MSB 0xB5 + +#define RR_ADC_CHARGER_TEMP_CTRL 0xB8 +#define RR_ADC_CHARGER_TEMP_TRIGGER 0xB9 +#define RR_ADC_CHARGER_TEMP_STS 0xBA +#define RR_ADC_CHARGER_TEMP_CFG 0xBB +#define RR_ADC_CHARGER_TEMP_LSB 0xBC +#define RR_ADC_CHARGER_TEMP_MSB 0xBD +#define RR_ADC_CHARGER_HOT 0xBE +#define RR_ADC_CHARGER_TOO_HOT 0xBF + +#define RR_ADC_GPIO_CTRL 0xC0 +#define RR_ADC_GPIO_TRIGGER 0xC1 +#define RR_ADC_GPIO_STS 0xC2 +#define RR_ADC_GPIO_LSB 0xC4 +#define RR_ADC_GPIO_MSB 0xC5 + +#define RR_ADC_ATEST_CTRL 0xC8 +#define RR_ADC_ATEST_TRIGGER 0xC9 +#define RR_ADC_ATEST_STS 0xCA +#define RR_ADC_ATEST_LSB 0xCC +#define RR_ADC_ATEST_MSB 0xCD +#define RR_ADC_SEC_ACCESS 0xD0 + +#define RR_ADC_PERPH_RESET_CTL2 0xD9 +#define RR_ADC_PERPH_RESET_CTL3 0xDA +#define RR_ADC_PERPH_RESET_CTL4 0xDB +#define RR_ADC_INT_TEST1 0xE0 +#define RR_ADC_INT_TEST_VAL 0xE1 + +#define RR_ADC_TM_TRIGGER_CTRLS 0xE2 +#define RR_ADC_TM_ADC_CTRLS 0xE3 +#define RR_ADC_TM_CNL_CTRL 0xE4 +#define RR_ADC_TM_BATT_ID_CTRL 0xE5 +#define RR_ADC_TM_THERM_CTRL 0xE6 +#define RR_ADC_TM_CONV_STS 0xE7 +#define RR_ADC_TM_ADC_READ_LSB 0xE8 +#define RR_ADC_TM_ADC_READ_MSB 0xE9 +#define RR_ADC_TM_ATEST_MUX_1 0xEA +#define RR_ADC_TM_ATEST_MUX_2 0xEB +#define RR_ADC_TM_REFERENCES 0xED +#define RR_ADC_TM_MISC_CTL 0xEE +#define RR_ADC_TM_RR_CTRL 0xEF + +#define RR_ADC_BATT_ID_5_MA 5 +#define RR_ADC_BATT_ID_15_MA 15 +#define RR_ADC_BATT_ID_150_MA 150 +#define RR_ADC_BATT_ID_RANGE 820 + +#define RR_ADC_BITS 10 +#define RR_ADC_MAX_READINGS (1 << RR_ADC_BITS) +#define RR_ADC_FS_VOLTAGE_MV 2500 + +/* BATT_THERM 0.25K/LSB */ +#define RR_ADC_BATT_THERM_LSB_K 4 + +#define RR_ADC_TEMP_FS_VOLTAGE_NUM 5000000 +#define RR_ADC_TEMP_FS_VOLTAGE_DEN 3 +#define RR_ADC_DIE_TEMP_OFFSET 601400 +#define RR_ADC_DIE_TEMP_SLOPE 2 +#define RR_ADC_DIE_TEMP_OFFSET_MILLI_DEGC 25000 + +#define RR_ADC_CHG_TEMP_GF_OFFSET_UV 1303168 +#define RR_ADC_CHG_TEMP_GF_SLOPE_UV_PER_C 3784 +#define RR_ADC_CHG_TEMP_SMIC_OFFSET_UV 1338433 +#define RR_ADC_CHG_TEMP_SMIC_SLOPE_UV_PER_C 3655 +#define RR_ADC_CHG_TEMP_660_GF_OFFSET_UV 1309001 +#define RR_ADC_CHG_TEMP_660_GF_SLOPE_UV_PER_C 3403 +#define RR_ADC_CHG_TEMP_660_SMIC_OFFSET_UV 1295898 +#define RR_ADC_CHG_TEMP_660_SMIC_SLOPE_UV_PER_C 3596 +#define RR_ADC_CHG_TEMP_660_MGNA_OFFSET_UV 1314779 +#define RR_ADC_CHG_TEMP_660_MGNA_SLOPE_UV_PER_C 3496 +#define RR_ADC_CHG_TEMP_OFFSET_MILLI_DEGC 25000 +#define RR_ADC_CHG_THRESHOLD_SCALE 4 + +#define RR_ADC_VOLT_INPUT_FACTOR 8 +#define RR_ADC_CURR_INPUT_FACTOR 2000 +#define RR_ADC_CURR_USBIN_INPUT_FACTOR_MIL 1886 +#define RR_ADC_CURR_USBIN_660_FACTOR_MIL 9 +#define RR_ADC_CURR_USBIN_660_UV_VAL 579500 + +#define RR_ADC_SCALE_MILLI_FACTOR 1000 +#define RR_ADC_KELVINMIL_CELSIUSMIL 273150 + +#define RR_ADC_GPIO_FS_RANGE 5000 +#define RR_ADC_COHERENT_CHECK_RETRY 5 +#define RR_ADC_MAX_CONTINUOUS_BUFFER_LEN 16 + +#define RR_ADC_STS_CHANNEL_READING_MASK 0x3 +#define RR_ADC_STS_CHANNEL_STS 0x2 + +#define RR_ADC_CONV_TIME_MIN_US 499 +#define RR_ADC_CONV_TIME_MAX_US 501 +#define RR_ADC_CONV_MAX_RETRY_CNT 100 +#define RR_ADC_TP_REV_VERSION1 21 +#define RR_ADC_TP_REV_VERSION2 29 +#define RR_ADC_TP_REV_VERSION3 32 + +#define BATT_ID_SETTLE_SHIFT 5 +#define RRADC_BATT_ID_DELAY_MAX 8 + +/* + * Used to index rradc_chip.chans[] array. + */ +enum rradc_channel_id { + RR_ADC_BATT_ID = 0, + RR_ADC_BATT_THERM, + RR_ADC_SKIN_TEMP, + RR_ADC_USBIN_I, + RR_ADC_USBIN_V, + RR_ADC_DCIN_I, + RR_ADC_DCIN_V, + RR_ADC_DIE_TEMP, + RR_ADC_CHG_TEMP, + RR_ADC_GPIO, + RR_ADC_CHG_HOT_TEMP, + RR_ADC_CHG_TOO_HOT_TEMP, + RR_ADC_SKIN_HOT_TEMP, + RR_ADC_SKIN_TOO_HOT_TEMP, + RR_ADC_MAX +}; + +struct rradc_chip; + +/** + * struct rradc_channel - rradc channel data + * @datasheet_name: Name of the channel + * @type: Channel type + * @info_mask: Channel mask + * @enabled: Enable/disable flag + * @lsb: Channel least significant byte + * @msb: Channel most significant byte + * @status: Channel status address + * @size: number of bytes to read + * @trigger_addr: Trigger address + * @trigger_mask: Trigger mask + * @scale: Channel scale callback + */ +struct rradc_channel { + const char *datasheet_name; + enum iio_chan_type type; + long info_mask; + bool enabled; + u8 lsb; + u8 msb; + u8 status; + int size; + int trigger_addr; + int trigger_mask; + int (*scale)(struct rradc_chip *chip, u16 adc_code, int *result); +}; + +struct rradc_chip { + struct device *dev; + struct qcom_spmi_pmic *pmic; + struct mutex lock; + struct regmap *regmap; + u32 base; + int batt_id_delay; + struct iio_chan_spec *iio_chans; + unsigned int nchannels; + struct rradc_channel *chans; + u16 batt_id_data; +}; + +static const int batt_id_delays[] = {0, 1, 4, 12, 20, 40, 60, 80}; + +static int rradc_masked_write(struct rradc_chip *chip, u16 addr, u8 mask, + u8 val) +{ + int ret; + + ret = regmap_update_bits(chip->regmap, chip->base + addr, + mask, val); + if (ret) { + dev_err(chip->dev, "spmi write failed: addr=%03X, ret=%d\n", addr, ret); + return ret; + } + + return ret; +} + +static int rradc_read(struct rradc_chip *chip, u16 addr, u8 *data, int len) +{ + int ret = 0, retry_cnt = 0, i = 0; + u8 data_check[RR_ADC_MAX_CONTINUOUS_BUFFER_LEN]; + bool coherent_err = false; + + if (len > RR_ADC_MAX_CONTINUOUS_BUFFER_LEN) { + dev_err(chip->dev, "Increase the buffer length\n"); + return -EINVAL; + } + + while (retry_cnt < RR_ADC_COHERENT_CHECK_RETRY) { + ret = regmap_bulk_read(chip->regmap, chip->base + addr, + data, len); + if (ret < 0) { + dev_err(chip->dev, "rr_adc reg 0x%x failed :%d\n", addr, ret); + return ret; + } + + ret = regmap_bulk_read(chip->regmap, chip->base + addr, + data_check, len); + if (ret < 0) { + dev_err(chip->dev, "rr_adc reg 0x%x failed :%d\n", addr, ret); + return ret; + } + + for (i = 0; i < len; i++) { + if (data[i] != data_check[i]) + coherent_err = true; + } + + if (coherent_err) { + retry_cnt++; + coherent_err = false; + dev_dbg(chip->dev, "%s() retry_cnt = %d\n", __func__, retry_cnt); + } else { + break; + } + } + + if (retry_cnt == RR_ADC_COHERENT_CHECK_RETRY) + dev_err(chip->dev, "Retry exceeded for coherrency check\n"); + + return ret; +} + +static int rradc_get_fab_coeff(struct rradc_chip *chip, + int64_t *offset, int64_t *slope) +{ + if (chip->pmic->subtype == PM660_SUBTYPE) { + switch (chip->pmic->fab_id) { + case PM660_FAB_ID_GF: + *offset = RR_ADC_CHG_TEMP_660_GF_OFFSET_UV; + *slope = RR_ADC_CHG_TEMP_660_GF_SLOPE_UV_PER_C; + break; + case PM660_FAB_ID_TSMC: + *offset = RR_ADC_CHG_TEMP_660_SMIC_OFFSET_UV; + *slope = RR_ADC_CHG_TEMP_660_SMIC_SLOPE_UV_PER_C; + break; + default: + *offset = RR_ADC_CHG_TEMP_660_MGNA_OFFSET_UV; + *slope = RR_ADC_CHG_TEMP_660_MGNA_SLOPE_UV_PER_C; + } + } else if (chip->pmic->subtype == PMI8998_SUBTYPE) { + switch (chip->pmic->fab_id) { + case PMI8998_FAB_ID_GF: + *offset = RR_ADC_CHG_TEMP_GF_OFFSET_UV; + *slope = RR_ADC_CHG_TEMP_GF_SLOPE_UV_PER_C; + break; + case PMI8998_FAB_ID_SMIC: + *offset = RR_ADC_CHG_TEMP_SMIC_OFFSET_UV; + *slope = RR_ADC_CHG_TEMP_SMIC_SLOPE_UV_PER_C; + break; + default: + return -EINVAL; + } + } else { + return -EINVAL; + } + + return 0; +} + +static int rradc_post_process_batt_id(struct rradc_chip *chip, u16 adc_code, + int *result_ohms) +{ + uint32_t current_value; + int64_t r_id; + + current_value = chip->batt_id_data; + r_id = ((int64_t)adc_code * RR_ADC_FS_VOLTAGE_MV); + r_id = div64_s64(r_id, (RR_ADC_MAX_READINGS * current_value)); + *result_ohms = (r_id * RR_ADC_SCALE_MILLI_FACTOR); + + return 0; +} + +static int rradc_post_process_therm(struct rradc_chip *chip, u16 adc_code, + int *result_millidegc) +{ + int64_t temp; + + /* K = code/4 */ + temp = ((int64_t)adc_code * RR_ADC_SCALE_MILLI_FACTOR); + temp = div64_s64(temp, RR_ADC_BATT_THERM_LSB_K); + *result_millidegc = temp - RR_ADC_KELVINMIL_CELSIUSMIL; + + return 0; +} + +static int rradc_post_process_volt(struct rradc_chip *chip, u16 adc_code, + int *result_uv) +{ + int64_t uv = 0; + + /* 8x input attenuation; 2.5V ADC full scale */ + uv = ((int64_t)adc_code * RR_ADC_VOLT_INPUT_FACTOR); + uv *= (RR_ADC_FS_VOLTAGE_MV * RR_ADC_SCALE_MILLI_FACTOR); + uv = div64_s64(uv, RR_ADC_MAX_READINGS); + *result_uv = uv; + + return 0; +} + +static int rradc_post_process_usbin_curr(struct rradc_chip *chip, u16 adc_code, + int *result_ua) +{ + int64_t ua = 0; + + /* scale * V/A; 2.5V ADC full scale */ + ua = ((int64_t)adc_code * RR_ADC_CURR_USBIN_INPUT_FACTOR_MIL); + ua *= (RR_ADC_FS_VOLTAGE_MV * RR_ADC_SCALE_MILLI_FACTOR); + ua = div64_s64(ua, (RR_ADC_MAX_READINGS * 10)); + *result_ua = ua; + + return 0; +} + +static int rradc_post_process_dcin_curr(struct rradc_chip *chip, u16 adc_code, + int *result_ua) +{ + int64_t ua = 0; + + /* 0.5 V/A; 2.5V ADC full scale */ + ua = ((int64_t)adc_code * RR_ADC_CURR_INPUT_FACTOR); + ua *= (RR_ADC_FS_VOLTAGE_MV * RR_ADC_SCALE_MILLI_FACTOR); + ua = div64_s64(ua, (RR_ADC_MAX_READINGS * 1000)); + *result_ua = ua; + + return 0; +} + +static int rradc_post_process_die_temp(struct rradc_chip *chip, u16 adc_code, + int *result_millidegc) +{ + int64_t temp = 0; + + temp = ((int64_t)adc_code * RR_ADC_TEMP_FS_VOLTAGE_NUM); + temp = div64_s64(temp, (RR_ADC_TEMP_FS_VOLTAGE_DEN * + RR_ADC_MAX_READINGS)); + temp -= RR_ADC_DIE_TEMP_OFFSET; + temp = div64_s64(temp, RR_ADC_DIE_TEMP_SLOPE); + temp += RR_ADC_DIE_TEMP_OFFSET_MILLI_DEGC; + *result_millidegc = temp; + + return 0; +} + +static int rradc_post_process_chg_temp_hot(struct rradc_chip *chip, u16 adc_code, + int *result_millidegc) +{ + int64_t uv = 0, offset = 0, slope = 0; + int ret = 0; + + ret = rradc_get_fab_coeff(chip, &offset, &slope); + if (ret < 0) { + dev_err(chip->dev, "Unable to get fab id coefficients\n"); + return -EINVAL; + } + + uv = (int64_t) adc_code * RR_ADC_CHG_THRESHOLD_SCALE; + uv = uv * RR_ADC_TEMP_FS_VOLTAGE_NUM; + uv = div64_s64(uv, (RR_ADC_TEMP_FS_VOLTAGE_DEN * + RR_ADC_MAX_READINGS)); + uv = offset - uv; + uv = div64_s64((uv * RR_ADC_SCALE_MILLI_FACTOR), slope); + uv = uv + RR_ADC_CHG_TEMP_OFFSET_MILLI_DEGC; + *result_millidegc = uv; + + return 0; +} + +static int rradc_post_process_skin_temp_hot(struct rradc_chip *chip, u16 adc_code, + int *result_millidegc) +{ + int64_t temp = 0; + + temp = (int64_t) adc_code; + temp = div64_s64(temp, 2); + temp = temp - 30; + temp *= RR_ADC_SCALE_MILLI_FACTOR; + *result_millidegc = temp; + + return 0; +} + +static int rradc_post_process_chg_temp(struct rradc_chip *chip, u16 adc_code, + int *result_millidegc) +{ + int64_t uv = 0, offset = 0, slope = 0; + int ret = 0; + + ret = rradc_get_fab_coeff(chip, &offset, &slope); + if (ret < 0) { + dev_err(chip->dev, "Unable to get fab id coefficients\n"); + return -EINVAL; + } + + uv = ((int64_t) adc_code * RR_ADC_TEMP_FS_VOLTAGE_NUM); + uv = div64_s64(uv, (RR_ADC_TEMP_FS_VOLTAGE_DEN * + RR_ADC_MAX_READINGS)); + uv = offset - uv; + uv = div64_s64((uv * RR_ADC_SCALE_MILLI_FACTOR), slope); + uv += RR_ADC_CHG_TEMP_OFFSET_MILLI_DEGC; + *result_millidegc = uv; + + return 0; +} + +static int rradc_post_process_gpio(struct rradc_chip *chip, u16 adc_code, + int *result_mv) +{ + int64_t mv = 0; + + /* 5V ADC full scale, 10 bit */ + mv = ((int64_t)adc_code * RR_ADC_GPIO_FS_RANGE); + mv = div64_s64(mv, RR_ADC_MAX_READINGS); + *result_mv = mv; + + return 0; +} + +static int rradc_enable_continuous_mode(struct rradc_chip *chip) +{ + int ret = 0; + + /* Clear channel log */ + ret = rradc_masked_write(chip, RR_ADC_ADC_LOG, + RR_ADC_ADC_LOG_CLR_CTRL, + RR_ADC_ADC_LOG_CLR_CTRL); + if (ret < 0) { + dev_err(chip->dev, "log ctrl update to clear failed:%d\n", ret); + return ret; + } + + ret = rradc_masked_write(chip, RR_ADC_ADC_LOG, + RR_ADC_ADC_LOG_CLR_CTRL, 0); + if (ret < 0) { + dev_err(chip->dev, "log ctrl update to not clear failed:%d\n", ret); + return ret; + } + + /* Switch to continuous mode */ + ret = rradc_masked_write(chip, RR_ADC_RR_ADC_CTL, + RR_ADC_ADC_CTL_CONTINUOUS_SEL, + RR_ADC_ADC_CTL_CONTINUOUS_SEL); + if (ret < 0) { + dev_err(chip->dev, "Update to continuous mode failed:%d\n", ret); + return ret; + } + + return ret; +} + +static int rradc_disable_continuous_mode(struct rradc_chip *chip) +{ + int ret = 0; + + /* Switch to non continuous mode */ + ret = rradc_masked_write(chip, RR_ADC_RR_ADC_CTL, + RR_ADC_ADC_CTL_CONTINUOUS_SEL, 0); + if (ret < 0) { + dev_err(chip->dev, "Update to non-continuous mode failed:%d\n", ret); + return ret; + } + + return ret; +} + +static bool rradc_is_ready(struct rradc_chip *chip, + enum rradc_channel_id chan_id) +{ + struct rradc_channel *chan = &chip->chans[chan_id]; + int ret = 0; + u8 status = 0, mask; + + /* BATT_ID STS bit does not get set initially */ + switch (chan_id) { + case RR_ADC_BATT_ID: + mask = RR_ADC_STS_CHANNEL_STS; + break; + default: + mask = RR_ADC_STS_CHANNEL_READING_MASK; + break; + } + + ret = rradc_read(chip, chan->status, &status, 1); + if (ret < 0 || !(status & mask)) { + dev_dbg(chip->dev, "Chip not ready, ret=%d\n", status); + return false; + } + + return true; +} + +static int rradc_read_status_in_cont_mode(struct rradc_chip *chip, + enum rradc_channel_id chan_id) +{ + struct rradc_channel *chan = &chip->chans[chan_id]; + int ret = 0; + + ret = rradc_masked_write(chip, chan->trigger_addr, + chan->trigger_mask, + chan->trigger_mask); + if (ret < 0) { + dev_err(chip->dev, "Failed to apply trigger for channel '%s' ret=%d\n", + chan->datasheet_name, ret); + return ret; + } + + ret = rradc_enable_continuous_mode(chip); + if (ret < 0) { + dev_err(chip->dev, "Failed to switch to continuous mode\n"); + goto disable_trigger; + } + + if (!rradc_is_ready(chip, chan_id)) + dev_err(chip->dev, "%s() channel isn't ready: %d\n", __func__, ret); + + ret = rradc_disable_continuous_mode(chip); + if (ret < 0) + dev_err(chip->dev, "Failed to switch to non continuous mode\n"); + +disable_trigger: + ret = rradc_masked_write(chip, chan->trigger_addr, + chan->trigger_mask, + 0); + if (ret < 0) { + dev_err(chip->dev, "Failed to apply trigger for channel '%s' ret=%d\n", + chan->datasheet_name, ret); + } + + return ret; +} + +static int rradc_prepare_batt_id_conversion(struct rradc_chip *chip, + enum rradc_channel_id chan_id, u16 *data) +{ + int ret = 0, batt_id_delay; + + ret = rradc_masked_write(chip, RR_ADC_BATT_ID_CTRL, + RR_ADC_BATT_ID_CTRL_CHANNEL_CONV, + RR_ADC_BATT_ID_CTRL_CHANNEL_CONV); + if (ret < 0) { + dev_err(chip->dev, "Enabling BATT ID channel failed:%d\n", ret); + return ret; + } + + if (chip->batt_id_delay != -EINVAL) { + batt_id_delay = chip->batt_id_delay << BATT_ID_SETTLE_SHIFT; + ret = rradc_masked_write(chip, RR_ADC_BATT_ID_CFG, + batt_id_delay, batt_id_delay); + if (ret < 0) + dev_err(chip->dev, "BATT_ID settling time config failed:%d\n", ret); + } + + ret = rradc_masked_write(chip, RR_ADC_BATT_ID_TRIGGER, + RR_ADC_BATT_ID_TRIGGER_CTL, + RR_ADC_BATT_ID_TRIGGER_CTL); + if (ret < 0) { + dev_err(chip->dev, "BATT_ID trigger set failed:%d\n", ret); + goto out_disable_batt_id; + } + + ret = rradc_read_status_in_cont_mode(chip, chan_id); + if (ret < 0) + dev_err(chip->dev, "Error reading in continuous mode:%d\n", ret); + + ret = rradc_masked_write(chip, RR_ADC_BATT_ID_TRIGGER, + RR_ADC_BATT_ID_TRIGGER_CTL, 0); + if (ret < 0) + dev_err(chip->dev, "BATT_ID trigger re-set failed:%d\n", ret); + +out_disable_batt_id: + ret = rradc_masked_write(chip, RR_ADC_BATT_ID_CTRL, + RR_ADC_BATT_ID_CTRL_CHANNEL_CONV, 0); + if (ret < 0) + dev_err(chip->dev, "Disabling BATT ID channel failed:%d\n", ret); + + return ret; +} + +static int rradc_do_conversion(struct rradc_chip *chip, enum rradc_channel_id chan_id, u16 *data) +{ + struct rradc_channel *chan = &chip->chans[chan_id]; + int ret = 0; + u8 buf[6]; + u16 batt_id_5 = 0, batt_id_15 = 0, batt_id_150 = 0; + + mutex_lock(&chip->lock); + + /* + * First we need to do channel specific configuration. + */ + switch (chan_id) { + case RR_ADC_BATT_ID: + ret = rradc_prepare_batt_id_conversion(chip, chan_id, data); + if (ret < 0) { + dev_err(chip->dev, "Battery ID conversion failed:%d\n", ret); + goto unlock_out; + } + break; + + case RR_ADC_USBIN_V: + case RR_ADC_DIE_TEMP: + ret = rradc_read_status_in_cont_mode(chip, chan_id); + if (ret < 0) { + dev_err(chip->dev, "Error reading in continuous mode:%d\n", ret); + goto unlock_out; + } + break; + case RR_ADC_CHG_HOT_TEMP: + case RR_ADC_CHG_TOO_HOT_TEMP: + case RR_ADC_SKIN_HOT_TEMP: + case RR_ADC_SKIN_TOO_HOT_TEMP: + break; + default: + if (!rradc_is_ready(chip, chan_id)) { + dev_err(chip->dev, "%s() channel '%s' is not ready\n", __func__, + chan->datasheet_name); + ret = -ENODATA; + goto unlock_out; + } + break; + } + + /* + * Then we can read the data. + */ + ret = rradc_read(chip, chan->lsb, buf, chan->size); + if (ret) { + dev_err(chip->dev, "read data failed\n"); + goto unlock_out; + } + + /* + * For the battery ID we read the register for every ID ADC and then + * see which one is actually connected. + */ + if (chan_id == RR_ADC_BATT_ID) { + batt_id_150 = (buf[5] << 8) | buf[4]; + batt_id_15 = (buf[3] << 8) | buf[2]; + batt_id_5 = (buf[1] << 8) | buf[0]; + if ((!batt_id_150) && (!batt_id_15) && (!batt_id_5)) { + dev_err(chip->dev, "Invalid batt_id values with all zeros\n"); + ret = -EINVAL; + goto unlock_out; + } + + if (batt_id_150 <= RR_ADC_BATT_ID_RANGE) { + *data = batt_id_150; + chip->batt_id_data = RR_ADC_BATT_ID_150_MA; + } else if (batt_id_15 <= RR_ADC_BATT_ID_RANGE) { + *data = batt_id_15; + chip->batt_id_data = RR_ADC_BATT_ID_15_MA; + } else { + *data = batt_id_5; + chip->batt_id_data = RR_ADC_BATT_ID_5_MA; + } + } else { + /* + * All of the other channels are either 1 or 2 bytes. + * We can rely on the second byte being 0 for 1-byte channels. + */ + *data = (buf[1] << 8) | buf[0]; + } + +unlock_out: + mutex_unlock(&chip->lock); + + return ret; +} + +static int rradc_read_raw(struct iio_dev *indio_dev, + struct iio_chan_spec const *chan_spec, int *val, int *val2, + long mask) +{ + struct rradc_chip *chip = iio_priv(indio_dev); + struct rradc_channel *chan; + int ret; + u16 adc_code; + + if (chan_spec->address >= RR_ADC_MAX) { + dev_err(chip->dev, "Invalid channel index:%ld\n", chan_spec->address); + return -EINVAL; + } + + chan = &chip->chans[chan_spec->address]; + ret = rradc_do_conversion(chip, chan_spec->address, &adc_code); + if (ret < 0) + return ret; + dev_dbg(chip->dev, "channel: %s, raw adc value = %d\n", chan->datasheet_name, adc_code); + + switch (mask) { + case IIO_CHAN_INFO_RAW: + *val = (int) adc_code; + return IIO_VAL_INT; + case IIO_CHAN_INFO_PROCESSED: + chan->scale(chip, adc_code, val); + dev_dbg(chip->dev, "%s() processed chan_id = %ld, data = %d, ret = %d", + __func__, chan_spec->address, *val, ret); + return IIO_VAL_INT; + default: + return -EINVAL; + } +} + +static const struct iio_info rradc_info = { + .read_raw = &rradc_read_raw, +}; + +#define CHAN_INIT(_name, _type, _mask, _scale, _lsb, _msb, _sts, _bytes, _trig, _trig_mask) \ + { \ + .datasheet_name = _name, \ + .type = _type, \ + .info_mask = _mask, \ + .scale = _scale, \ + .lsb = _lsb, \ + .msb = _msb, \ + .status = _sts, \ + .enabled = true, \ + .size = _bytes, \ + .trigger_addr = _trig, \ + .trigger_mask = _trig_mask, \ + } + +static int rradc_init_channels(struct rradc_chip *chip) +{ + int i = 0; + + chip->nchannels = RR_ADC_MAX; + chip->chans = devm_kcalloc(chip->dev, chip->nchannels, + sizeof(*chip->chans), GFP_KERNEL); + if (!chip->chans) + return -ENOMEM; + + chip->iio_chans = devm_kcalloc(chip->dev, chip->nchannels, + sizeof(*chip->iio_chans), GFP_KERNEL); + if (!chip->iio_chans) + return -ENOMEM; + + chip->chans[RR_ADC_BATT_ID] = + (struct rradc_channel) CHAN_INIT("batt_id", IIO_RESISTANCE, + BIT(IIO_CHAN_INFO_PROCESSED), rradc_post_process_batt_id, + RR_ADC_BATT_ID_5_LSB, RR_ADC_BATT_ID_5_MSB, RR_ADC_BATT_ID_STS, 6, + RR_ADC_BATT_ID_TRIGGER, RR_ADC_BATT_ID_TRIGGER_CTL); + chip->chans[RR_ADC_BATT_THERM] = + (struct rradc_channel) CHAN_INIT("batt_therm", IIO_TEMP, + BIT(IIO_CHAN_INFO_RAW), rradc_post_process_therm, + RR_ADC_BATT_THERM_LSB, RR_ADC_BATT_THERM_MSB, RR_ADC_BATT_THERM_STS, 2, + RR_ADC_BATT_THERM_TRIGGER, RR_ADC_BATT_THERM_TRIGGER); + chip->chans[RR_ADC_SKIN_TEMP] = + (struct rradc_channel) CHAN_INIT("skin_temp", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_therm, + RR_ADC_SKIN_TEMP_LSB, RR_ADC_SKIN_TEMP_MSB, RR_ADC_AUX_THERM_STS, 2, + RR_ADC_AUX_THERM_TRIGGER, RR_ADC_AUX_THERM_TRIGGER); + chip->chans[RR_ADC_USBIN_I] = + (struct rradc_channel) CHAN_INIT("usbin_i", IIO_CURRENT, + BIT(IIO_CHAN_INFO_PROCESSED), rradc_post_process_usbin_curr, + RR_ADC_USB_IN_I_LSB, RR_ADC_USB_IN_I_MSB, RR_ADC_USB_IN_I_STS, 2, + RR_ADC_USB_IN_I_TRIGGER, RR_ADC_USB_IN_I_TRIGGER); + chip->chans[RR_ADC_USBIN_V] = + (struct rradc_channel) CHAN_INIT("usbin_v", IIO_VOLTAGE, + BIT(IIO_CHAN_INFO_PROCESSED), rradc_post_process_volt, + RR_ADC_USB_IN_V_LSB, RR_ADC_USB_IN_V_MSB, RR_ADC_USB_IN_V_STS, 2, + RR_ADC_USB_IN_V_TRIGGER, RR_ADC_USB_IN_V_EVERY_CYCLE); + chip->chans[RR_ADC_DCIN_I] = + (struct rradc_channel) CHAN_INIT("dcin_i", IIO_CURRENT, + BIT(IIO_CHAN_INFO_PROCESSED), rradc_post_process_dcin_curr, + RR_ADC_DC_IN_I_LSB, RR_ADC_DC_IN_I_MSB, RR_ADC_DC_IN_I_STS, 2, + RR_ADC_DC_IN_I_TRIGGER, RR_ADC_DC_IN_I_TRIGGER); + chip->chans[RR_ADC_DCIN_V] = + (struct rradc_channel) CHAN_INIT("dcin_v", IIO_VOLTAGE, + BIT(IIO_CHAN_INFO_PROCESSED), rradc_post_process_volt, + RR_ADC_DC_IN_V_LSB, RR_ADC_DC_IN_V_MSB, RR_ADC_DC_IN_V_STS, 2, + RR_ADC_DC_IN_V_TRIGGER, RR_ADC_DC_IN_V_TRIGGER); + chip->chans[RR_ADC_DIE_TEMP] = + (struct rradc_channel) CHAN_INIT("die_temp", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_die_temp, + RR_ADC_PMI_DIE_TEMP_LSB, RR_ADC_PMI_DIE_TEMP_MSB, RR_ADC_PMI_DIE_TEMP_STS, + 2, RR_ADC_PMI_DIE_TEMP_TRIGGER, + RR_ADC_PMI_DIE_TEMP_TRIGGER); + chip->chans[RR_ADC_CHG_TEMP] = + (struct rradc_channel) CHAN_INIT("chg_temp", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_chg_temp, + RR_ADC_CHARGER_TEMP_LSB, RR_ADC_CHARGER_TEMP_MSB, + RR_ADC_CHARGER_TEMP_STS, 2, RR_ADC_CHARGER_TEMP_TRIGGER, + RR_ADC_CHARGER_TEMP_TRIGGER); + chip->chans[RR_ADC_GPIO] = + (struct rradc_channel) CHAN_INIT("gpio", IIO_VOLTAGE, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_gpio, + RR_ADC_GPIO_LSB, RR_ADC_GPIO_MSB, RR_ADC_GPIO_STS, 2, + RR_ADC_GPIO_TRIGGER, RR_ADC_GPIO_TRIGGER); + chip->chans[RR_ADC_CHG_HOT_TEMP] = + (struct rradc_channel) CHAN_INIT("chg_temp_hot", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_chg_temp_hot, + RR_ADC_CHARGER_HOT, RR_ADC_CHARGER_HOT, RR_ADC_CHARGER_TEMP_STS, 1, + RR_ADC_CHARGER_TEMP_TRIGGER, RR_ADC_CHARGER_TEMP_TRIGGER); + chip->chans[RR_ADC_CHG_TOO_HOT_TEMP] = + (struct rradc_channel) CHAN_INIT("chg_temp_too_hot", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_chg_temp_hot, + RR_ADC_CHARGER_TOO_HOT, RR_ADC_CHARGER_TOO_HOT, RR_ADC_CHARGER_TEMP_STS, 1, + RR_ADC_CHARGER_TEMP_TRIGGER, RR_ADC_CHARGER_TEMP_TRIGGER); + chip->chans[RR_ADC_SKIN_HOT_TEMP] = + (struct rradc_channel) CHAN_INIT("skin_temp_hot", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_skin_temp_hot, + RR_ADC_SKIN_HOT, RR_ADC_SKIN_HOT, RR_ADC_AUX_THERM_STS, 1, + RR_ADC_AUX_THERM_TRIGGER, RR_ADC_AUX_THERM_TRIGGER); + chip->chans[RR_ADC_SKIN_TOO_HOT_TEMP] = + (struct rradc_channel) CHAN_INIT("skin_temp_too_hot", IIO_TEMP, + BIT(IIO_CHAN_INFO_PROCESSED) | BIT(IIO_CHAN_INFO_PROCESSED), + rradc_post_process_skin_temp_hot, + RR_ADC_SKIN_TOO_HOT, RR_ADC_SKIN_TOO_HOT, RR_ADC_AUX_THERM_STS, 1, + RR_ADC_AUX_THERM_TRIGGER, RR_ADC_AUX_THERM_TRIGGER); + + for (i = 0; i < RR_ADC_MAX; i++) { + chip->iio_chans[i].datasheet_name = chip->chans[i].datasheet_name; + chip->iio_chans[i].extend_name = chip->chans[i].datasheet_name; + chip->iio_chans[i].info_mask_separate = chip->chans[i].info_mask; + chip->iio_chans[i].type = chip->chans[i].type; + chip->iio_chans[i].address = i; + chip->iio_chans[i].channel = i; + } + + return 0; +} + +static int rradc_probe(struct platform_device *pdev) +{ + struct device_node *node = pdev->dev.of_node; + struct device *dev = &pdev->dev; + struct iio_dev *indio_dev; + struct rradc_chip *chip; + int ret = 0, i; + + indio_dev = devm_iio_device_alloc(dev, sizeof(*chip)); + if (!indio_dev) + return -ENOMEM; + + chip = iio_priv(indio_dev); + chip->regmap = dev_get_regmap(pdev->dev.parent, NULL); + if (!chip->regmap) { + dev_err(dev, "Couldn't get parent's regmap\n"); + return -EINVAL; + } + + chip->dev = dev; + mutex_init(&chip->lock); + + /* Get the peripheral address */ + ret = of_property_read_u32(node, "reg", &chip->base); + if (ret < 0) { + dev_err(chip->dev, + "Couldn't find reg in node = %s ret = %d\n", + node->name, ret); + return ret; + } + + chip->batt_id_delay = -EINVAL; + ret = of_property_read_u32(node, "qcom,batt-id-delay-ms", + &chip->batt_id_delay); + if (!ret) { + for (i = 0; i < RRADC_BATT_ID_DELAY_MAX; i++) { + if (chip->batt_id_delay == batt_id_delays[i]) + break; + } + if (i == RRADC_BATT_ID_DELAY_MAX) + chip->batt_id_delay = -EINVAL; + } + + /* Get the PMIC revision ID, we need to handle some varying coefficients */ + chip->pmic = (struct qcom_spmi_pmic *) + spmi_device_get_drvdata(to_spmi_device(pdev->dev.parent)); + qcom_pmic_print_info(chip->dev, chip->pmic); + + ret = rradc_init_channels(chip); + if (ret < 0) { + dev_err(dev, "Couldn't initialize channels\n"); + return ret; + } + + indio_dev->dev.parent = dev; + indio_dev->dev.of_node = node; + indio_dev->name = pdev->name; + indio_dev->modes = INDIO_DIRECT_MODE; + indio_dev->info = &rradc_info; + indio_dev->channels = chip->iio_chans; + indio_dev->num_channels = chip->nchannels; + + ret = devm_iio_device_register(dev, indio_dev); + return ret; +} + +static const struct of_device_id rradc_match_table[] = { + { .compatible = "qcom,pm660-rradc" }, + { .compatible = "qcom,pmi8998-rradc" }, + { } +}; +MODULE_DEVICE_TABLE(of, rradc_match_table); + +static struct platform_driver rradc_driver = { + .driver = { + .name = "qcom-rradc", + .of_match_table = rradc_match_table, + }, + .probe = rradc_probe, +}; +module_platform_driver(rradc_driver); + +MODULE_DESCRIPTION("QCOM SPMI PMIC RR ADC driver"); +MODULE_AUTHOR("Caleb Connolly "); +MODULE_LICENSE("GPL v2"); From patchwork Sat Dec 11 02:22:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671567 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8AEE2C4167B for ; Sat, 11 Dec 2021 02:22:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244373AbhLKC0W (ORCPT ); Fri, 10 Dec 2021 21:26:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53194 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244455AbhLKC0P (ORCPT ); Fri, 10 Dec 2021 21:26:15 -0500 Received: from mail-ed1-x52e.google.com (mail-ed1-x52e.google.com [IPv6:2a00:1450:4864:20::52e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BC2AEC061A72 for ; Fri, 10 Dec 2021 18:22:39 -0800 (PST) Received: by mail-ed1-x52e.google.com with SMTP id v1so35728265edx.2 for ; Fri, 10 Dec 2021 18:22:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=S8ojrHbxmE5FLDRKKp3KpbiDMf6SbWlM17imhKOU9dU=; b=GGhHo7Jaw+QBGgFqFkRY24G6A4g++chkvJbb/x0riVF6m5htIK8gG/aXczb8WCMCJz GnaSaaodRoqcbIXyjnLXNwiZJS1i3ZhdPvKh1S0rMPy9bX7DWUI/+Fh9aKFRQJlWzEhx A+JJA1BMWfsAWuOiPdpyauhfITDjyLL4dV1yw0pbsWZGstp89/j6GBOiW9RHIJctAoue staSiN2hPj0KuM2YuX6HFmsyjIo/9K0XxHA0hljIzl80czEBBEal3RrdaJLC4KgEM4m7 8S2idMYZcxrDvJBn1p7o5nozCklCN/JK2JIrlWcJis3jpjhTreRD6Kj1rxmn3d5s9Qsa s2kg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=S8ojrHbxmE5FLDRKKp3KpbiDMf6SbWlM17imhKOU9dU=; b=o718yJoWzxjI3TQf7fVWfqV5IElKvvo/gJ4pKJsgveK3b+C10rvFRKtGn8WQx+OS6G B74YSG0N1IDA5EJcrwFrHuKJRO9EZoLqE5hkUzt0CJbo2W9Z0s0GtXZQCdJYifbdbifk GIHBBqbugXLteG52V8kovApS3bs+la/uAfVJFOU6wkfaORpPEdUDwdk79w1+KPdRgmV/ /OCmr6L2LaOo7sY7S9lSJ8MofAlR+Q+aRQN/P4SCRF7tfjcVVE8YgXOFn2cXe4Psw5xS K9NiJ93PwKJP9PlLPBZ0aqKrx0BTv5rKRCDuAIgMqobUlLj+7MfjmFmF19Do2iLZNcJl yMwg== X-Gm-Message-State: AOAM530gR27rcmhuhtEsPne8Fgsad/zrIthRaMB+1qXxvdLDo+rpxfc/ tK441hgwVCS0vWdfuB41CXovVg== X-Google-Smtp-Source: ABdhPJxdU3ie2HHClJoOFIOZRKZ05PscJB9zK+SiPPLZWZNmDvZKIzzv2ksLTK7o6fKIX0jB+xHlMQ== X-Received: by 2002:a50:c34d:: with SMTP id q13mr43984159edb.65.1639189358272; Fri, 10 Dec 2021 18:22:38 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:37 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 4/7] arm64: dts: qcom: pmi8998: add rradc node Date: Sat, 11 Dec 2021 02:22:21 +0000 Message-Id: <20211211022224.3488860-5-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly Add a DT node for the Round Robin ADC found in the PMI8998 PMIC. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/pmi8998.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/pmi8998.dtsi b/arch/arm64/boot/dts/qcom/pmi8998.dtsi index 0fef5f113f05..da10668c361d 100644 --- a/arch/arm64/boot/dts/qcom/pmi8998.dtsi +++ b/arch/arm64/boot/dts/qcom/pmi8998.dtsi @@ -18,6 +18,14 @@ pmi8998_gpio: gpios@c000 { interrupt-controller; #interrupt-cells = <2>; }; + + pmi8998_rradc: rradc@4500 { + compatible = "qcom,pmi8998-rradc"; + reg = <0x4500>; + #io-channel-cells = <1>; + + status = "disabled"; + }; }; pmi8998_lsid1: pmic@3 { From patchwork Sat Dec 11 02:22:22 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671569 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C1B44C4332F for ; Sat, 11 Dec 2021 02:22:51 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345722AbhLKC0Z (ORCPT ); Fri, 10 Dec 2021 21:26:25 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53196 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244499AbhLKC0Q (ORCPT ); Fri, 10 Dec 2021 21:26:16 -0500 Received: from mail-ed1-x529.google.com (mail-ed1-x529.google.com [IPv6:2a00:1450:4864:20::529]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BFBFEC061353 for ; Fri, 10 Dec 2021 18:22:40 -0800 (PST) Received: by mail-ed1-x529.google.com with SMTP id e3so35998754edu.4 for ; Fri, 10 Dec 2021 18:22:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=jJ3RMYHdwGUxh/aEr+ifs4Pl+V1MqMDsq2HdZWAxLng=; b=bN38XkPTL+FU3bXvSMuOLA3W4BhXN6rY6Jj3MAS3AfANr9nvMKaXKKov3ciN68XyuU Zz9n30VETQOZTD4YXTETKE8n7KxeQbLy7HQZcuueag/I4BHJSwdWDkG9qKLWotCGLqLA oYYAGrWoCpqtG40Abti9I79BQPKvjstMRzwmWmP/g1IiOldMW9H59eJicLCq0RkY2mxf hQR9JrYGzqoMv1Hc4PZluBtkuv16TQmKE494IS4UjCDY7mfx1VStwnB+XwDL219TBTS4 vGlU5NTYgUfHMtUxjiQEXsMp6fn8W3a5AYxRxyeJhVF2wBUZdgATE0QbFghJovOKlgjV DWmQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=jJ3RMYHdwGUxh/aEr+ifs4Pl+V1MqMDsq2HdZWAxLng=; b=11AbS4sNgo634kUzNAzXoH1rV8TBU3pSOg4SFd6RDdNJUVk4jHvbfaYlmzyCKTzqoM +GwMggtSocCndGA/9OuOu17lXyGVbj3zz37DmsejVcpaufB9oAA4z0lHLE16W3dCeuup H9eAO/3DG5qzh7Dp2nmhHVmqvC/Ok8vEfexebzJB+94gvUk+yicZ6brPJ+dzsopUnBSz DNZ+SzUIpXw918GOpDjbWOCtU+DOBB5e9bhAE9nK+s/CFlCI5eTKdlntybc+91y1+9er nKzRP/cxDimfidk2WlORAV7bHj0yi0wIM+U2NMOx+hz31hE5HWPBcc1onzluIgAgnsjf 4zsg== X-Gm-Message-State: AOAM532MOwQlYJ9nkXLCRf/3Fpj75BDloZ1Fh1/85vWzputKeOOpxn1u pK0oqZ7dQc4l7hq+w0VfqruMnB85WE+kMA== X-Google-Smtp-Source: ABdhPJwKjjQedNllTnJ8RBiATXd1S21Kz7g5g0//23VcKkuQ5EP8qNMfyDmgzyCA6RvTdKWYeB55LA== X-Received: by 2002:a17:907:9690:: with SMTP id hd16mr28762456ejc.297.1639189359362; Fri, 10 Dec 2021 18:22:39 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:38 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 5/7] arm64: dts: qcom: sdm845-oneplus: enable rradc Date: Sat, 11 Dec 2021 02:22:22 +0000 Message-Id: <20211211022224.3488860-6-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly Enable the RRADC for the OnePlus 6. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi b/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi index 3e04aeb479d1..9feda49b2f12 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845-oneplus-common.dtsi @@ -450,6 +450,10 @@ pinconf { }; }; +&pmi8998_rradc { + status = "okay"; +}; + &qupv3_id_1 { status = "okay"; }; From patchwork Sat Dec 11 02:22:23 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671571 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id BDFD3C4332F for ; Sat, 11 Dec 2021 02:22:55 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244469AbhLKC02 (ORCPT ); Fri, 10 Dec 2021 21:26:28 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53210 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244541AbhLKC0S (ORCPT ); Fri, 10 Dec 2021 21:26:18 -0500 Received: from mail-ed1-x536.google.com (mail-ed1-x536.google.com [IPv6:2a00:1450:4864:20::536]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C421CC061B38 for ; Fri, 10 Dec 2021 18:22:41 -0800 (PST) Received: by mail-ed1-x536.google.com with SMTP id r11so34704248edd.9 for ; Fri, 10 Dec 2021 18:22:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=4F5z90YwZ0RiEGzI0D+aa0jkXM6rObDGUTi8CCIv+cU=; b=QcwlGBpCYMzXFyCORsK6wBY3dOlB/Q/mhwnsNtTG9WItFKyfrqMYbaUv3n2mpzaEXF p7Hbr4os44THPRiYfbjLNYenvq5JAbysBnoYdBCWP5uFpBKaFXzstSZ4KbFq9P98V+hN Nr70sPmjx9RgZJ4bSX8gXCPGwSPjLuQ5xFvkDm1KWetzI9KU3/Iyx+18SUmqzvWwDM1d iHvWyZlDk1/xUZsrI6RWXRGP/6HTBFXTmQCP5zU9tMRdb9c2tl3Va0KwIZQdljOXKcT5 ChzVt8hDxAF2mJebX4xKZo8bbc4GGZScKDOQif/TM+eaAtluLjn9paWcLWv1m4m/2tLk lArQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=4F5z90YwZ0RiEGzI0D+aa0jkXM6rObDGUTi8CCIv+cU=; b=yamDOrzneUIFiQyhQOq0TKSi0wDGapj7ZtIOWVfMNXQsBM4ZKeh0syD7EfnnwGw24A ebiSp6P7hXHOdLx+haSBYxsolIXs2Q7YgbGX1cLBZmTTScC6LJ3vjbWRbJFamZ1bHTRh wp5igpJBKYKPFA+oHm4WYZ6rTF7wUJ/VP4w2dyuhSA8XVtXM7GBnEnOLRDzQLcpMY/To sNwtqKJob/LQZb7lT/d5HPB8PLGus+VbHH2OXBZCCdBql6DG+eJ9SC+4hUP2MBugHhhL f/KzahTlVSGZNcqv+SyI6cX7hStPtNNGyAdISh5J1J0uP4MZ2Hrpa50q46CjFyRHILlc 2u2g== X-Gm-Message-State: AOAM531WZ4tAm+STg8cjoVvs7FYuZxZu0dLIPQ+BA6JzAtkHWPYJF77I pPVAwxNdXWcJjnhA7pUDNo7jiA== X-Google-Smtp-Source: ABdhPJweTOUDXwubeBdCK7QhTg06GCwERKfQaf2j45gyOyBxQWTURJrROQlrmfvCKfvxg4ftJk2hOA== X-Received: by 2002:a17:906:c109:: with SMTP id do9mr28059191ejc.48.1639189360389; Fri, 10 Dec 2021 18:22:40 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:40 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 6/7] arm64: dts: qcom: sdm845-db845c: enable rradc Date: Sat, 11 Dec 2021 02:22:23 +0000 Message-Id: <20211211022224.3488860-7-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly Enable the Round Robin ADC for the db845c. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/sdm845-db845c.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts index 13f80a0b6faa..1c452b458121 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-db845c.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-db845c.dts @@ -595,6 +595,10 @@ resin { }; }; +&pmi8998_rradc { + status = "okay"; +}; + /* QUAT I2S Uses 4 I2S SD Lines for audio on LT9611 HDMI Bridge */ &q6afedai { qi2s@22 { From patchwork Sat Dec 11 02:22:24 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Caleb Connolly X-Patchwork-Id: 12671573 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 3BA51C433F5 for ; Sat, 11 Dec 2021 02:23:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345868AbhLKC0e (ORCPT ); Fri, 10 Dec 2021 21:26:34 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53236 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244684AbhLKC0Y (ORCPT ); Fri, 10 Dec 2021 21:26:24 -0500 Received: from mail-ed1-x52a.google.com (mail-ed1-x52a.google.com [IPv6:2a00:1450:4864:20::52a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D3B25C061D72 for ; Fri, 10 Dec 2021 18:22:42 -0800 (PST) Received: by mail-ed1-x52a.google.com with SMTP id y13so34856843edd.13 for ; Fri, 10 Dec 2021 18:22:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=0vlB+HiEimZ6SFp79jIcvOvjtvYaAMP5gG+NgcNA//0=; b=E8WLMnqlqi3ACFoJKLNiHy64aVtWVahCGk3XSkM4+Gj1AKqY8yUQXP4NxFQ+EoGttv +VEfKy3BIz8rGTfT5X45U0pCuboIphd4ViM2KV7SpzI1xp/QtdMrTh53lTbYhuN0ezCQ EBqxpl6AsXz1VSHS/MTM5HrQ1utHW+agxgn5KeOdtFTjM9C5lRjurfVLFAY6fDvP6VoR 8dZvFC6yPlB6dsWH0OwM8uO5g+pZULcKUXPkBlBbBRFtwaez6obdRnMspW1Mz6GiMott 8zhhCmG7YQdq95VNWNkZb+5HMc44fhhwCh8IhDC9PIKUvQ96iw96zlqQfff9cihYqoKL ImIg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=0vlB+HiEimZ6SFp79jIcvOvjtvYaAMP5gG+NgcNA//0=; b=jrKNXchJFI6TveIaxn/FDKLn8Y9r1KkCjwGNU8QRQeyAHBiZJsa5S+qLIdAeVGcH+4 SUmTk3TVhhcq2VegF3Ct9mD93gJCjy/88CT3aslbxZg2BvEYeLu3twfeJxQonwrNQJiU IJBxkClNV7RsHpH11DZAK7QiMLp18Z4pEG350rQm6DLZsEE4ctbuseNMuYVxAyAXsJ2c erHiHIZqWWGfn9y8elBEgHoW7lGhExhtCc1Mu9McePa8M/NXbwLZKolJZepIYzNAx88J 5C1nbi/TK+b2FjC6egK+YDnwFd5Y8qWRUoctu7xyeGtOc0XIk3V5DQBJXQQ0Uel7J71q 4rtw== X-Gm-Message-State: AOAM533Yk8uycm9Lq6Iyw/iiQKHmSnpTS+butuKtetoqeNewYu6AYcdm FexnrOYKjqMsyoJgYEOhrXhHNw== X-Google-Smtp-Source: ABdhPJyiAnrPpCTVsSwW8avW1hpdLBXljsuaiNw0xjlqwJ32+D65jaQsRiBBs8U/PfFh4oL0lTYONg== X-Received: by 2002:a17:906:4fc8:: with SMTP id i8mr28474735ejw.427.1639189361412; Fri, 10 Dec 2021 18:22:41 -0800 (PST) Received: from lion.localdomain (cpc78119-cwma10-2-0-cust590.7-3.cable.virginm.net. [81.96.50.79]) by smtp.gmail.com with ESMTPSA id s2sm2449424ejn.96.2021.12.10.18.22.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 10 Dec 2021 18:22:41 -0800 (PST) From: Caleb Connolly X-Google-Original-From: Caleb Connolly To: caleb.connolly@linaro.org, sumit.semwal@linaro.org, amit.pundir@linaro.org, john.stultz@linaro.org Cc: Jonathan Cameron , Lars-Peter Clausen , Rob Herring , Andy Gross , Bjorn Andersson , Lee Jones , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH 7/7] arm64: dts: qcom: sdm845-xiaomi-beryllium: enable RRADC Date: Sat, 11 Dec 2021 02:22:24 +0000 Message-Id: <20211211022224.3488860-8-caleb@connolly.tech> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211211022224.3488860-1-caleb@connolly.tech> References: <20211211022224.3488860-1-caleb@connolly.tech> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-iio@vger.kernel.org From: Caleb Connolly Enable the PMI8998 RRADC. Signed-off-by: Caleb Connolly --- arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts b/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts index 580d4cc1296f..481132b0cee4 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-xiaomi-beryllium.dts @@ -312,6 +312,10 @@ resin { }; }; +&pmi8998_rradc { + status = "okay"; +}; + /* QUAT I2S Uses 1 I2S SD Line for audio on TAS2559/60 amplifiers */ &q6afedai { qi2s@22 {