From patchwork Fri Nov 12 13:19:03 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thierry Reding X-Patchwork-Id: 12692401 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 519C0C433EF for ; Fri, 12 Nov 2021 13:30:46 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 0D9EA60F22 for ; Fri, 12 Nov 2021 13:30:46 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 0D9EA60F22 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=o+KwGwJhs9uTxa6pqLLNRXHhlOcrWwq6jV2Q3qHkAUE=; b=mVvVY2gQpMSDdP APwGZoUX/D9VyuO8y68IupE4p8jGPBjo4t2mi3ACpOdrIviWT9rUtTb3rQUyxI+sm4BjfhiPhiS2S udmwCdOXqClRXC3u0KOEEOAhBQD3OqO0GelAkmM/Pp41MvmEmHYdDFpsVhcQMAVLcRnOBMMk9BLre ytBI4lHJw9MiOn3ijYuoSS55pcUN/Ol5Bz6e/MslyHJeg7Fnh2Rdz4msTEnMvLEcm3f3PRy3wMd16 8ywAMwVw+Py1x/gIi4HMKzOfbAz3Dr1fFA4joP02xdnvdQL11I7nDWXFQTOl2ZsNpGJZ7ArIWxCjz 5HBNJZ/dRcFydCDCax7g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mlWbr-00AYE8-Ew; Fri, 12 Nov 2021 13:28:53 +0000 Received: from mail-wr1-x42f.google.com ([2a00:1450:4864:20::42f]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mlWST-00AVoy-E5 for linux-arm-kernel@lists.infradead.org; Fri, 12 Nov 2021 13:19:12 +0000 Received: by mail-wr1-x42f.google.com with SMTP id s13so15509864wrb.3 for ; Fri, 12 Nov 2021 05:19:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=gLhHuijXe+H5LtYE+wBBv82IIP962ldle2J6G2t95FE=; b=oD2u//cTeWXK3eU2723hZc/csyc98wE5Y8zi2wDs4Xq4qjeKnqbdRKMzYBfiy8ShKR N0jhOH5QG5GYlsIgR1SVkDAbyVhYckkl1kWTeUkfiCBaGg2uXN1cD3dYRK0J1KAGv9Ah donQKRhzBu8ZJWhEcgcm9qTSCL9z5GSYm+VjxECPVziL9KtE3aMHX7MRO2aT1583xtFn SRhxtGFpX5d0XVyLSjbQio9i9wvRl2lgX79cmEfpbrDM8fnyuoHdl1zkoPr1oPchhxki VXhQhldPHVxKpjwZ5A8b632NBeoyHR4fvGZsIKZzN9wYPxvwo1uzhIgT38cNrqh+w4b7 zacQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=gLhHuijXe+H5LtYE+wBBv82IIP962ldle2J6G2t95FE=; b=OAT/yH0PqC6Eg1Q2hhrPaMseA4JPgdKEBerzcJg1/VROQZx72Q4TnObN7AQqozdw9p Eom6TNBCts3oFI8y08LcB3SzHXhnvmE8B1GA3r4TQKTS+++7+Osaj4EGPgP7sTH95RRx nADl4nL96yp5ZeJCjj1cgTRWTSviuOmpH1CBlbUWBA3gZgSCF06lXXGePqncblxGI6eC YAqBoOmRmIWEH5+GEWhXTCWIUEe/pNrpQgffFUOeRTObXdHUrHCQiXRszIVUAD7ENl24 Pv117+ArZzjWdrh0SfqmxfSCPCwABAHh+gW5JJkkMgCvg3Scyiomf4L+IxGrsUjVwmiT 97hw== X-Gm-Message-State: AOAM532fd566vONTZFK1Z/HO71tpLaYBVTpOJquZZEdyh6nsQBf92fRz BN6Ks7Acp/UOt9cc6asVQ5s= X-Google-Smtp-Source: ABdhPJx+lXAI/GX8Hq+Xs2ivDyVJV3jKzilcsVYRGlmbPIwhKCDKM6kirERgM2w2cSECddJzqoiqZA== X-Received: by 2002:a5d:64e7:: with SMTP id g7mr18978577wri.350.1636723147521; Fri, 12 Nov 2021 05:19:07 -0800 (PST) Received: from localhost ([193.209.96.43]) by smtp.gmail.com with ESMTPSA id y6sm6190535wrh.18.2021.11.12.05.19.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Nov 2021 05:19:06 -0800 (PST) From: Thierry Reding To: Thierry Reding , Rob Herring Cc: Robin Murphy , Jon Hunter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-tegra@vger.kernel.org Subject: [PATCH 1/2] dt-bindings: arm: cpus: Add ARM Cortex-A78 Date: Fri, 12 Nov 2021 14:19:03 +0100 Message-Id: <20211112131904.3683428-1-thierry.reding@gmail.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211112_051909_532833_1745BFC9 X-CRM114-Status: GOOD ( 10.38 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Thierry Reding The ARM Cortex-A78 CPU can be found in a number of recent SoCs such as the NVIDIA Tegra234 (Orin). Signed-off-by: Thierry Reding Acked-by: Robin Murphy --- Documentation/devicetree/bindings/arm/cpus.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/arm/cpus.yaml b/Documentation/devicetree/bindings/arm/cpus.yaml index f2ab6423b4af..452bfd1d4ecc 100644 --- a/Documentation/devicetree/bindings/arm/cpus.yaml +++ b/Documentation/devicetree/bindings/arm/cpus.yaml @@ -137,6 +137,7 @@ properties: - arm,cortex-a75 - arm,cortex-a76 - arm,cortex-a77 + - arm,cortex-a78 - arm,cortex-m0 - arm,cortex-m0+ - arm,cortex-m1 From patchwork Fri Nov 12 13:19:04 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thierry Reding X-Patchwork-Id: 12692402 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id D1A42C433EF for ; Fri, 12 Nov 2021 13:32:29 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id A4ABB60E98 for ; Fri, 12 Nov 2021 13:32:29 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org A4ABB60E98 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=HtRc5sTsdBct5iZsMaI0KIUEAviYfT16L/t/9lesy/Y=; b=4FRkrHrnE+qYbj g4WdztV5/0WrSz2bwmVs7bBWQAklQ51SrEOIgeaCnCMF10lYgA4pqFrYsnWAWmqRN62kzFgjYOiF9 +ZhwGvze8EOUXeY/8NaqNauGgRwlwgxCkabyIauys12yOkBGu8hEPTKBrMM5k+vAWfyfotc40nf8s +Qpv6/gM/QE9gSQesZcgMCgatL326hccIwIXtPV8XJZw2wQcwHX1k0B41Yl96r6DSHZfyQgMFBBWY S9nFwX3ouPrCGO/l1+9wG+7MsO4q/cRwHHyLYqwiMmZFc/b44Xwn/yOH5geGKxbBF61UAB36ytqVH G1wHDFfr76UB64Sk8xxA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1mlWdI-00AYeF-He; Fri, 12 Nov 2021 13:30:21 +0000 Received: from mail-wm1-x32e.google.com ([2a00:1450:4864:20::32e]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1mlWSW-00AVpg-4O for linux-arm-kernel@lists.infradead.org; Fri, 12 Nov 2021 13:19:14 +0000 Received: by mail-wm1-x32e.google.com with SMTP id z200so7705094wmc.1 for ; Fri, 12 Nov 2021 05:19:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=rFFBsweLVulkeHO4uR3+8xjcp2/qK2qrpHp+ypySGyM=; b=Udsa077xhK5ZJUzs89kDtRWOUYKaR1FbKy1NgsANG1RHZijYTLLRDTFEk4GQ9cxBzR IvQfskrgNOG946FAu0Wsd7KCeZxP9s3vPIvvAqsTJcz958AclOWDusYhf7gBQutUlaVE 919uOahBjMGlfRP3hAQT7Z4XIe/2JfUqhd2oYmPPLDoKZu0X543q6Nqwus6aAKWCIuap d60u7o1RBVoP6BgsJ5TIwyegGoOH6V6r3ObRgLnSBXYEXff34no2rNA5WqfGu24L1ES2 65IFR2visnhxWUx+hxOh33hmmVOE0JO7WRWiG0gRZ7GJNsNOSHr5/aNbM7S77cgooF2q paFQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rFFBsweLVulkeHO4uR3+8xjcp2/qK2qrpHp+ypySGyM=; b=0NXSGkUcBGb8ykkWRo6aEGKqEu7vcnG5iUEXLpeXogCbws1O7r3M2UxllD7gaCdrl5 raeEs8T/hDupG40LnzLcOfwj+aqj4MIn9xVMqtTSmb5U6d4dvFDOOYq5SbOoSutcIKyI 6KisAdydxlEp4MgarJLE8PICM7/prFjFYu0xv3oufC01ILmvIs3AlyGBtpRsH9KvJUoW E4pSdvB8Awh1Yt+Pa4w+1tDofeheAxqCBzd05fs74hWhsUKRwnmDXCJw07hYHTzz9bLg anCYwuLDFSA1UheykC6vxDElVLmpig0i3QxueMdWXfdY4VQn3kHDloELRFbshSqjgVcf I2qw== X-Gm-Message-State: AOAM532y0KWnShfj0zD9E0UUYCJMm1BIdSPw99SGhUGXNwd6t83V4uzh mpEU3Qfjv4wCVdkPrOz4ovc= X-Google-Smtp-Source: ABdhPJx2Wv4yULLGcjTlQ7NRcpn8iagTZ2Nm7lMjWp38EEDgUJXE12cUsEg0QAmy8U8sEoy94shItA== X-Received: by 2002:a7b:c7cd:: with SMTP id z13mr32969855wmk.172.1636723150208; Fri, 12 Nov 2021 05:19:10 -0800 (PST) Received: from localhost ([193.209.96.43]) by smtp.gmail.com with ESMTPSA id g5sm9006420wri.45.2021.11.12.05.19.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Nov 2021 05:19:09 -0800 (PST) From: Thierry Reding To: Thierry Reding , Rob Herring Cc: Robin Murphy , Jon Hunter , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-tegra@vger.kernel.org Subject: [PATCH 2/2] arm64: tegra: Describe Tegra234 CPU hierarchy Date: Fri, 12 Nov 2021 14:19:04 +0100 Message-Id: <20211112131904.3683428-2-thierry.reding@gmail.com> X-Mailer: git-send-email 2.33.1 In-Reply-To: <20211112131904.3683428-1-thierry.reding@gmail.com> References: <20211112131904.3683428-1-thierry.reding@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211112_051912_225650_70210706 X-CRM114-Status: GOOD ( 11.08 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org From: Thierry Reding The NVIDIA Tegra234 SoC has 3 clusters of 4 Cortex-A78AE CPU cores each, for a total of 12 CPUs. Each CPU has 64 KiB instruction and data caches with each cluster having an additional 256 KiB unified L2 cache and a 2 MiB L3 cache. Signed-off-by: Thierry Reding --- arch/arm64/boot/dts/nvidia/tegra234.dtsi | 365 ++++++++++++++++++++++- 1 file changed, 363 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts/nvidia/tegra234.dtsi index 104e5fdd5f8a..db24f48edc9f 100644 --- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi @@ -736,12 +736,373 @@ cpus { #address-cells = <1>; #size-cells = <0>; - cpu@0 { + cpu0_0: cpu@0 { + compatible = "arm,cortex-a78"; device_type = "cpu"; - reg = <0x000>; + reg = <0x00000>; enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c0_0>; + }; + + cpu0_1: cpu@100 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x00100>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c0_1>; + }; + + cpu0_2: cpu@200 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x00200>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c0_2>; + }; + + cpu0_3: cpu@300 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x00300>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c0_3>; + }; + + cpu1_0: cpu@10000 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x10000>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c1_0>; + }; + + cpu1_1: cpu@10100 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x10100>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c1_1>; + }; + + cpu1_2: cpu@10200 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x10200>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c1_2>; + }; + + cpu1_3: cpu@10300 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x10300>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c1_3>; + }; + + cpu2_0: cpu@20000 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x20000>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c2_0>; + }; + + cpu2_1: cpu@20100 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x20100>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c2_1>; + }; + + cpu2_2: cpu@20200 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x20200>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c2_2>; + }; + + cpu2_3: cpu@20300 { + compatible = "arm,cortex-a78"; + device_type = "cpu"; + reg = <0x20300>; + + enable-method = "psci"; + + i-cache-size = <65536>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <65536>; + d-cache-line-size = <64>; + d-cache-sets = <256>; + next-level-cache = <&l2c2_3>; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&cpu0_0>; + }; + + core1 { + cpu = <&cpu0_1>; + }; + + core2 { + cpu = <&cpu0_2>; + }; + + core3 { + cpu = <&cpu0_3>; + }; + }; + + cluster1 { + core0 { + cpu = <&cpu1_0>; + }; + + core1 { + cpu = <&cpu1_1>; + }; + + core2 { + cpu = <&cpu1_2>; + }; + + core3 { + cpu = <&cpu1_3>; + }; + }; + + cluster2 { + core0 { + cpu = <&cpu2_0>; + }; + + core1 { + cpu = <&cpu2_1>; + }; + + core2 { + cpu = <&cpu2_2>; + }; + + core3 { + cpu = <&cpu2_3>; + }; + }; + }; + + l2c0_0: l2-cache00 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c0>; + }; + + l2c0_1: l2-cache01 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c0>; }; + + l2c0_2: l2-cache02 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c0>; + }; + + l2c0_3: l2-cache03 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c0>; + }; + + l2c1_0: l2-cache10 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c1>; + }; + + l2c1_1: l2-cache11 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c1>; + }; + + l2c1_2: l2-cache12 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c1>; + }; + + l2c1_3: l2-cache13 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c1>; + }; + + l2c2_0: l2-cache20 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c2>; + }; + + l2c2_1: l2-cache21 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c2>; + }; + + l2c2_2: l2-cache22 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c2>; + }; + + l2c2_3: l2-cache23 { + cache-size = <262144>; + cache-line-size = <64>; + cache-sets = <512>; + cache-unified; + next-level-cache = <&l3c2>; + }; + + l3c0: l3-cache0 { + cache-size = <2097152>; + cache-line-size = <64>; + cache-sets = <2048>; + }; + + l3c1: l3-cache1 { + cache-size = <2097152>; + cache-line-size = <64>; + cache-sets = <2048>; + }; + + l3c2: l3-cache2 { + cache-size = <2097152>; + cache-line-size = <64>; + cache-sets = <2048>; + }; + }; + + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = ; + status = "okay"; }; psci {