From patchwork Fri Dec 17 17:28:05 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vignesh Raghavendra X-Patchwork-Id: 12696715 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 14A27C433EF for ; Fri, 17 Dec 2021 18:22:53 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:CC :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=NcdoHhLSzsO0H/hDL2W7V9Ky08CpI9RHHnJNd6HeugY=; b=BhTzEKsWLHM4UA fN62jGROxfG633jw+A0//mH7Z8fTrsjKgLM112IHcH3gJP4Cx8HzbC8mvOWwoOi4/GT4ryRtxEdcp XgnfpWOtDsKsGW3REFZGhJ4/P0Gzl7MA5XkyxZKh665jf3kjfsmwjY2mYLGeWqjQ8PKaTd+dnhAZo QDs8w3zyUXgfRN92J+U5yKgm36Tp0vf3u283OC5sw6CFPAg8qMZxzm7zug8qfGdRH7/0RXXYDB6RF L+rtd3CBuQDC8cC7pttTcmMb9P3NmnI+n2NxMLGxSTetGEIgfD2R5QrNHvsEyCG0CCNbJTPh6mcMZ /tfIP03hmhO731dTuK/w==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1myHrG-00Bn0t-KD; Fri, 17 Dec 2021 18:21:31 +0000 Received: from fllv0016.ext.ti.com ([198.47.19.142]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1myH29-00BToT-66 for linux-arm-kernel@lists.infradead.org; Fri, 17 Dec 2021 17:28:43 +0000 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 1BHHSYU3058097; Fri, 17 Dec 2021 11:28:34 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1639762114; bh=k1y6mx/qWLpftF1fkQe6RUQzpz+VeYgeEm3JQpFdD90=; h=From:To:CC:Subject:Date; b=Ed9esRMvXrNnLFiWzc0bHcKTBBUhkuOgnSNdvBiJE8LCOnQhxnMj2R/NWRpGQKakj rY/5L7HbGegszuH7exVM3478ROjOHNXyDqShLly7+4TC/SAa/RVVwyRD/Vv9vcf/sf juiR2SgYS2beMivBDUe9/cFZaopBo0Ow9u+YmDHw= Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 1BHHSYhx114981 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 17 Dec 2021 11:28:34 -0600 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Fri, 17 Dec 2021 11:28:34 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Fri, 17 Dec 2021 11:28:34 -0600 Received: from uda0132425.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 1BHHSVcE076735; Fri, 17 Dec 2021 11:28:31 -0600 From: Vignesh Raghavendra To: Nishanth Menon , Arnd Bergmann , Olof Johansson , SoC CC: Vignesh Raghavendra , , Tero Kristo , , Subject: [GIT PULL 1/2] arm64: TI K3 SoC configs changes for v5.17 Date: Fri, 17 Dec 2021 22:58:05 +0530 Message-ID: <20211217172806.10023-1-vigneshr@ti.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211217_092841_381165_819242E9 X-CRM114-Status: UNSURE ( 6.14 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The following changes since commit fa55b7dcdc43c1aa1ba12bca9d2dd4318c2a0dbf: Linux 5.16-rc1 (2021-11-14 13:56:52 -0800) are available in the Git repository at: https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git tags/ti-k3-config-for-v5.17 for you to fetch changes up to 8d73aedca28cbed8030067b0d9423a0694139b9c: arm64: defconfig: Enable USB, PCIe and SERDES drivers for TI K3 SoC (2021-12-14 16:22:25 +0530) ---------------------------------------------------------------- ARM64 defconfig changes for TI K3 platforms for v5.17 merge window: - Increase No. of 8250 UARTs supported in System to 16 for J721s2 - Enable USB, PCIe and SERDES drivers on TI K3 SoC ---------------------------------------------------------------- Aswath Govindraju (1): arm64: defconfig: Increase the maximum number of 8250/16550 serial ports Vignesh Raghavendra (1): arm64: defconfig: Enable USB, PCIe and SERDES drivers for TI K3 SoC arch/arm64/configs/defconfig | 13 ++++++++++ 1 file changed, 13 insertions(+) From patchwork Fri Dec 17 17:28:06 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vignesh Raghavendra X-Patchwork-Id: 12696716 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 99A36C433F5 for ; Fri, 17 Dec 2021 18:23:39 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=k7Hf21CL6b7qC9ruYF+p0hxzUUZe8kCzv/OcdoBrFdE=; b=KRFXayFYPM9jVt gObgCGsGB05BT2rFLAAo+ULawHBIUviSxNQY1bTkt5K2+hMvMBfJ9vriCCpp0HrLoQZf59Jt9mHGs CKSLMP8q7DI2681pIEwRa2mMAd0s8sAWEJKXYyjhs0EOmEWE2kOrKlMUAQ/9aR9tbHnFvmSLlmZaJ ugjEAtfWaAWHkBd9LwV/OsZswIi+nXbtSHRqp6CXqhRWxJwo/jZ9+hDMslnRxR8CtgZJBL8Yq0okv bprD8uzUZOiOhMWYfmaQY5JqIopWtXBMmJMWnt9beKQdPGBUVDb339FapoWZfWpeGnnurQ6mxiRre T/j5r6+L60ios0nvJxTg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1myHrs-00BnMo-0o; Fri, 17 Dec 2021 18:22:08 +0000 Received: from lelv0143.ext.ti.com ([198.47.23.248]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1myH2B-00BTp3-1T for linux-arm-kernel@lists.infradead.org; Fri, 17 Dec 2021 17:28:45 +0000 Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 1BHHSbXr074651; Fri, 17 Dec 2021 11:28:37 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1639762117; bh=RbHCEK8mCjW5Pm8yz76jfET1YGxxHey+QfmYZXEPjsk=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=ycpBociEFayGx9hj1tFLjYpYy1yyKvQsa1xYqjWzMvd3D4nl5UtKNPv5vuMCjz17w 1OpyRlGK3YLIKJglLsfIw044TiCyReMn7ytIuuPpqmlNgz5YGadHFpTOj7jRndglZm zB5R/MJUQKJSRNuxz8QmqVo6sSO7y8OG38Hah2fA= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 1BHHSb9l075653 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 17 Dec 2021 11:28:37 -0600 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Fri, 17 Dec 2021 11:28:36 -0600 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Fri, 17 Dec 2021 11:28:37 -0600 Received: from uda0132425.dal.design.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 1BHHSVcF076735; Fri, 17 Dec 2021 11:28:34 -0600 From: Vignesh Raghavendra To: Nishanth Menon , Arnd Bergmann , Olof Johansson , SoC CC: Vignesh Raghavendra , , Tero Kristo , , Subject: [GIT PULL 2/2] arm64: dts: TI K3 updates for v5.17 Date: Fri, 17 Dec 2021 22:58:06 +0530 Message-ID: <20211217172806.10023-2-vigneshr@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20211217172806.10023-1-vigneshr@ti.com> References: <20211217172806.10023-1-vigneshr@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20211217_092843_215054_5B77E55D X-CRM114-Status: GOOD ( 13.08 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Hi, Please pull the device tree changes for TI K3 platforms for v5.17. Please note: This adds a dtbs_check warning due to missing YAML binding for pinctrl-single compatible. There also a checkpatch error for complex macro usage in dt-bindings header defining pinmux marco which is harmless. The following changes since commit fa55b7dcdc43c1aa1ba12bca9d2dd4318c2a0dbf: Linux 5.16-rc1 (2021-11-14 13:56:52 -0800) are available in the Git repository at: https://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git tags/ti-k3-dt-for-v5.17 for you to fetch changes up to effb32e931dd4feb8aa3cee7b5b4ddda43c8b701: arch: arm64: ti: Add support J721S2 Common Processor Board (2021-12-13 23:21:22 +0530) ---------------------------------------------------------------- Devicetree changes for TI K3 platforms for v5.17 merge window: * New Platforms: - J721s2 SoC, SoM and Common Processor Board support * New features: - CAN support on AM64 EVM and SK - TimeSync Router on AM64 * Fixes: - Correct d-cache-sets info on J7200 - Fix L2 cache-sets value for J721e/J7200/AM64 - Fixes for dtbs_check warnings wrt serdes_ln_ctrl node on J721e/J7200 - Disable McASP on IoT2050 board to fix dtbs_check warnings ---------------------------------------------------------------- Aswath Govindraju (8): arm64: dts: ti: am654-base-board/am65-iot2050-common: Disable mcan nodes arm64: dts: ti: k3-am64-main: Add support for MCAN arm64: dts: ti: k3-am642-evm/sk: Add support for main domain mcan nodes in EVM and disable them on SK dt-bindings: arm: ti: Add bindings for J721s2 SoC dt-bindings: pinctrl: k3: Introduce pinmux definitions for J721S2 arm64: dts: ti: Add initial support for J721S2 SoC arm64: dts: ti: Add initial support for J721S2 System on Module arch: arm64: ti: Add support J721S2 Common Processor Board Christian Gmeiner (1): arm64: dts: ti: k3-am64-main: add timesync router node Faiz Abbas (3): arm64: dts: ti: k3-am65-mcu: Add Support for MCAN arm64: dts: ti: k3-j721e: Add support for MCAN nodes arm64: dts: ti: k3-j721e-common-proc-board: Add support for mcu and main mcan nodes Jayesh Choudhary (1): arm64: dts: ti: iot2050: Disable mcasp nodes at dtsi level Kishon Vijay Abraham I (2): arm64: dts: ti: j7200-main: Fix 'dtbs_check' serdes_ln_ctrl node arm64: dts: ti: j721e-main: Fix 'dtbs_check' in serdes_ln_ctrl node Nishanth Menon (4): arm64: dts: ti: k3-am642: Fix the L2 cache sets arm64: dts: ti: k3-j7200: Fix the L2 cache sets arm64: dts: ti: k3-j721e: Fix the L2 cache sets arm64: dts: ti: k3-j7200: Correct the d-cache-sets info Peng Fan (1): arm64: dts: ti: k3-j721e: correct cache-sets info Documentation/devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 36 + arch/arm64/boot/dts/ti/k3-am642-evm.dts | 40 + arch/arm64/boot/dts/ti/k3-am642-sk.dts | 8 + arch/arm64/boot/dts/ti/k3-am642.dtsi | 2 +- arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi | 20 + arch/arm64/boot/dts/ti/k3-am65-mcu.dtsi | 30 + arch/arm64/boot/dts/ti/k3-am654-base-board.dts | 8 + arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 2 +- arch/arm64/boot/dts/ti/k3-j7200.dtsi | 6 +- arch/arm64/boot/dts/ti/k3-j721e-common-proc-board.dts | 155 ++ arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 198 +- arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi | 28 + arch/arm64/boot/dts/ti/k3-j721e.dtsi | 6 +- arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts | 421 +++++ arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 937 ++++++++++ arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 302 +++ arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi | 175 ++ arch/arm64/boot/dts/ti/k3-j721s2.dtsi | 189 ++ include/dt-bindings/pinctrl/k3.h | 3 + 21 files changed, 2565 insertions(+), 9 deletions(-) create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-j721s2.dtsi