From patchwork Tue Sep 6 13:53:38 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shenwei Wang X-Patchwork-Id: 12967623 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id BC000ECAAA1 for ; Tue, 6 Sep 2022 14:34:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=oLOgcjPNV5im7Om4WezbGThO+2kj0D6LaVwo5KtEI20=; b=2qtZLcB2LRPFY+ 3sVqY0veb1oc9bmE3+17D3I/rFyWd/ZCJtN75xDmUZ9l6obZvKsYKjH1GdNuLBbuzVWORZb9/PmtU jR5cqxxDKSn+4AaRV2vdCAIq0iZWO0NDHrIb+yMv5FlCSF3Db8NKtnuC4XOP1/CA79SUKDoUcwe7K 8OCF4NzfXr0YFvs59QtbThpbd/v/HwFJeYJJOpqjTqqwk7QIJJ5tQjr3vrBiE/vaSWk5Hb2qdVgit 8V2l7mFcqq/ixN2bNbyyTApQa4FpsvshPvZd46JZcwJUcGgaMasA8/rw6fOa8e/bl1wQ0GX8ewoJ8 eZ3K2K0OUnT25GQkE6jA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZd8-00EL8h-4o; Tue, 06 Sep 2022 14:32:47 +0000 Received: from mail-am6eur05on2066.outbound.protection.outlook.com ([40.107.22.66] helo=EUR05-AM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZ2k-00E33f-MM for linux-arm-kernel@lists.infradead.org; Tue, 06 Sep 2022 13:55:12 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ENn+MW2pLcNeGsWYNbYDyZAKwMCiHfVYuJftBGjiH261gZPV7etbgxLwLouMeH6ANEvGHwLs/Yyi1GhkxYq0pQXfA2a7+LSBIflaVVLtOHi5aKP0pmVgHrNowVk0tZP/6hZ817yB5rcBGNfMR1zyuKnBQbEF4RQHq+GMXRoSSHs2Y+FVzxy1S7rEffECDKj7zZpd9wJ+UAxlQfJ/zLE9QP6szsyW0uoxMSUVMU9YwLg/7Gmd2ZpFsEkIaweWlymG/9kHswYU6g8RwCHNZ5jpGNrkLGhCdmPFIXohuo3Uo+jWrj4n1kbYLN7If/DYjC+IK72er4+G0dRICDYqPYyXxw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6PZ7i2t2MIKTwxEybY05L44KbQTChqNFvulgZvvzr5k=; b=lZpMmGOkI8vYrzjMeIURIGhx3jZxcBW6ME59fViNf6zdK2ZJmy18DoqJhH2XjpkU72R7uxBBnvohrQvI8CCZPcv69E/CPoVYytxfj2mvf+S9FycDtoBFK34+0C+rr+AGL6yBtVP7Igldj5/BFmlc5dSiIcN1U1tFOI/uz/URD/fD9dkKRHOi1PhSpYuk5IysL4c2PDPlbk3vMHvQCpeuCxo/cu6sdIwwrsfdcgiwlbeofmVv3j6X8jGZ42TDU8SABdGj7NeM6mMA8qdbC9OT5kRoOQfBoTe6qyQfHO72GvOK2STpbPkqVDYe0a0RvgC3tG8Aq58Pn1BbBISMSmBVSQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6PZ7i2t2MIKTwxEybY05L44KbQTChqNFvulgZvvzr5k=; b=CoYGUH9fNOm+YlT9fpSKnsUBPkLe6G0JSVLJBjqqxr4jYM5lueadEKIjJlf5eW8SrA+vrLgCRklYBvdrE+CPKxlHI1BmOeJAbY792il0sYijwNP4o6cHdFxEIp4SmL5CesDJHNiMSHMt7rT3RoWfsFJXHMLXKK2yIztHLTUN21s= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) by PAXPR04MB8749.eurprd04.prod.outlook.com (2603:10a6:102:21f::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5588.18; Tue, 6 Sep 2022 13:55:07 +0000 Received: from PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962]) by PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962%4]) with mapi id 15.20.5566.021; Tue, 6 Sep 2022 13:55:07 +0000 From: Shenwei Wang To: Rob Herring , Sascha Hauer , Fabio Estevam , Denys Drozdov Cc: Krzysztof Kozlowski , Shawn Guo , Pengutronix Kernel Team , NXP Linux Team , Marcel Ziswiler , Alexander Stein , Marek Vasut , Max Krummenacher , Matthias Schiffer , Tim Harvey , Vladimir Oltean , Peng Fan , Alex Marginean , Reinhold Mueller , Shenwei Wang , Viorel Suman , Abel Vesa , Ming Qian , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev Subject: [PATCH v7 1/3] arm64: dts: imx8: add a node label to ddr-pmu Date: Tue, 6 Sep 2022 08:53:38 -0500 Message-Id: <20220906135345.38345-2-shenwei.wang@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220906135345.38345-1-shenwei.wang@nxp.com> References: <20220906135345.38345-1-shenwei.wang@nxp.com> X-ClientProxiedBy: BYAPR07CA0015.namprd07.prod.outlook.com (2603:10b6:a02:bc::28) To PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 75c608e7-8ebf-4c2d-bb8e-08da900f67be X-MS-TrafficTypeDiagnostic: PAXPR04MB8749:EE_ X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ddx6umDuTWUaLXhOBoEmhEATEJqgJjB4HQBvqUdsVTz/zsAjy80sphe8Xfs43xLQfML/r4OvWBHSsx0JRxp5mMylcg6He660sPEofO7LAMm8kS1vtsY2wTdWdiCcKxXZJ/ycM0r+u0vO+YP54NHIkIt1fWy2t0N49K3Fuew0S5b9O6d5PjTxHSrd36DkB0843GpYwZ7Wc1aYi+A/ueQ9H0rX9+jceq/zU7oX5jooR7SPYRZ66XrVmepCc/sDjE1zpMuyE0VKiTiEoFVuEjh1R4D9DRwCuHpPCrL2TovB+ymbS2x4aVa2IwMcc4BtzbJNJjig1azVUlNkx/LqelBX2+SQdYmkIrYpTJ5Wv/cfTYYt7nPGsSGH9gb8MAh+bIEGaQhDiO2BIapfxyD5fKif+sptiTZ/6TLXLKDti70LSm7mClmQfyloE0EYL4P4THphtdER82xUXl4oYZlneqpuXD29F15fgdPnoijzl8ikQ9mSJGEGQIIej0O8o5DMoDcv6thg5lF9x6a53OTRWss6n1cWU99EfVEzi7I9kMrAd8PaYtZ5Kk32IBSqfpVZ/V3ldJSqkGB7P9ezEr7QbP+Z6CF+hUpnBPIp/0n+E4pt99LQx4wAyaoURebcjwGd+j0d/Nk2t6LBe6hAiGNTcya8KzC9bwet5ww8vPoD7hcII4l0ubgOhBJ82QiuRQ0wOSlbawIWwDxw2Ji1RIcLK9LJORoGueWB3ia/S3JPcC9xnN3B1HsoFkUWBe6qS5EpRyWe9uv+AigqfhcpSHB1fuNTtw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9185.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(366004)(346002)(39860400002)(396003)(376002)(136003)(8676002)(86362001)(36756003)(66556008)(66946007)(66476007)(4326008)(38350700002)(38100700002)(6486002)(6512007)(478600001)(6506007)(52116002)(41300700001)(83380400001)(6666004)(26005)(55236004)(1076003)(186003)(316002)(54906003)(110136005)(4744005)(2906002)(2616005)(7416002)(5660300002)(44832011)(8936002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: QLib4lGH9oQrPjh007ehhwbdSU179RQbbt99IccZ/cRHbys7hJO87n2WS3RVoq2FFjw9TX9DTDjJ3OQyaI2wM7V3nCuL5DhpKm/RZLEGFd649rxSt4YVn4DowX/JXphnpmpwAtSrxnnT6ufOtCF4REYT4JLclNGmYClXV7AAwASuuN/jLBzpemTD6hJnLINy/lwcQIIzFcLhKLvL9iS792qiSjPw5ClAIvMG8yDMAri/pjOG9tFYIbYg876Raomjd1v83UCNtnC1yQVzYuMk5oqJQ71TdJacr2JbFt9PN8CagqeYZ/VG2YYxNdy5mD3j9uUwwmFAGN3yZluU8kMLq3FyIR8VVDCxj4asdd1OnrBdR+1wfydZ1gj+TKGp6Phy5YWwbHB9rZ+hWc5CYUn2n4EkJz1XPIopw1gVxJr5oe+VEBrk8vMIUELD3UbHawKeuy08zuHDmIaOPnGIF32COe+GjjV2k218qa6PqgZIIzthAbiHRoGRA5F88NL5h7p6ddxlKHNo5Wy7rQZ19l3vyx9cXdd9RSOfdtd2ZiybBslwoT0EeXASQZ/1JY/1SfRlkQyp6cLR1zBsgW3rJW3JitsZzOPDiqcetZ6n3a7hGjm5XXKzFGnEGlQslBSfRMt3+eQ5CJil/YiTyCm3MbI7NkMlunvcxoxZp8XKTlkgpdXYa8Qp6nB+28dyXR67cbEX58wbp97TOM6jyobak9zFseh4HkrBIMziyrHoO12J3/B5Viy49Qna548qquuZ1rvwWjyfmbQXzA8P5NgaVHyA6xxa0VK1Ednc+Y57FOUtBIgBeqTLxKyZy/MWV2PsBv+tAKzU6Jp4qfCdS8W0lVyQMUdQmHzIwwkZcb7VnahOUE3PIKBLhqBt9wGgsW05tozdwOykjmam9q9wXpNNFrrr+3ZZkcONrNAs8vMGIJnGk31XojvJZQ29Ibww6vpaGHaS5gs5Iwy6MqETigzCC7rMAMnsUFGDkK7Rsi7N9UrLGVWvcrk5fFnbSItdZRim6zHo0D7fCO4HpfA2YuqMddYdiL+sZvt6g+LEQ17Uhjej3V75j7lRrw/D+dhByLfu1E0gvjNQ7qSmMngpCxBGu71oGygYKHQoZXLH/ii0m7eAHRkbNkGdmW/ZU99/9njlYp3aC+UCjOogFahvwBYk9WDdbE7tFSTnb4R0hW7QHbLJTfXJ8BftiUQbUjZT47i9cpHFU0cl1E6jP+5tJ0+s9St/yXaIDY3kGGzwk6T48xzzXBgon05R9awhZEtTQ97EV2+/91Jd+W5mUs8K/3pWvq1BG4SP0UbPMy0ReKG+EhvDkzLL9MJevlFwtSlfprWGUF5bSUBiBRR8h+5zeIEwoo2d/Hx/IQu3mJEF8IAUSnHbT/0tFGb5/9+upeKMpw7PU/kjcU9c/CbmrnWRTV2irjYTZ4EkSjuiF8d1RFy3CeHYem/i0Zp2F62zozTB9XEPW4zdXQ1KklfHLpk0g3iHT4UdevaIctxDrxMfiU1cmB237rZ8gej9cJvxQmXrs+qWACRbcKh7R2BWwW2X7nrvB6eeE3TA2U/xBOZNFN5ZA9LFo3SB55ZXf00L4HvYS+Z02UHOo2FCXtdP6+6twJDRFaRmog== X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 75c608e7-8ebf-4c2d-bb8e-08da900f67be X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9185.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Sep 2022 13:55:06.8635 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 1A40ClMcJY+fxbO7oslsntvUVTdUQbPZeR3eQ0RGpoW4iDX3qEIV+VOh5aGCVFfZOy1gbMDoTlff19OqBsQf5A== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8749 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220906_065510_789762_058A8297 X-CRM114-Status: GOOD ( 12.97 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org The ddr-pmu on i.mx8dxl has a different interrupt number. Add a node label to ddr-pmu so that it could be referred and changed in i.mx8dxl dts. Signed-off-by: Shenwei Wang --- arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi index 8b5cad4e2700..7d5183c6c5be 100644 --- a/arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8-ss-ddr.dtsi @@ -10,7 +10,7 @@ ddr_subsys: bus@5c000000 { #size-cells = <1>; ranges = <0x5c000000 0x0 0x5c000000 0x1000000>; - ddr-pmu@5c020000 { + ddr_pmu0: ddr-pmu@5c020000 { compatible = "fsl,imx8-ddr-pmu"; reg = <0x5c020000 0x10000>; interrupts = ; From patchwork Tue Sep 6 13:53:40 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shenwei Wang X-Patchwork-Id: 12967625 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A70F0ECAAD5 for ; Tue, 6 Sep 2022 14:36:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=1Beji+1x9PUZ9h2iNkwLhcIIlq2NxcWkZ13tVNx4q5k=; b=Mgk+KI9/RKzHcG vc5CqMnD4ESb4zTD5pBg/Z5O7nDyE/czTpAnmkKdqcL7IXpNoBGgQUOzpuFaOYtadpahYOX1x/AXO PnyEcBqt2Lak4LAFt++0QmobQ2+BGFPxXpLSzlHF9PxiVNuxbkqiq++LkKuSe+GVHX6MVo831gwre DYiiuDO4xoZSbrVoG7p7yY1YU7WWkPcRzQjLleCoYvgpj4Kz07r3BeBjRnMWIsGBHJCGaUelWKHpz vdanENvgeoFFuUTLhBXKBBPij/+x4ZxwrOAlPjXfePO8bndVYnAOcKDsdwB67xHQhAF7cF0DFTL91 z2wQoQJRIaix7SyPW+EQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZep-00ELsz-5N; Tue, 06 Sep 2022 14:34:45 +0000 Received: from mail-am6eur05on2088.outbound.protection.outlook.com ([40.107.22.88] helo=EUR05-AM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZ2w-00E38C-2M for linux-arm-kernel@lists.infradead.org; Tue, 06 Sep 2022 13:55:24 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=H65yYqtuAtBe2V51y2IybhT4gl2Rg7BT74bLhQ70nEiYVCqVgo/Dxm9UuUcSA/0QGrSG1IXuO3uKUuwvmbMNB8zOToE+Ncat9QAKnNcTzf7UgxaJgsCKxT3kAKyWoM0LeJp9dJ5DuG8G5PG/4X11x1wJd63jMhj+pdX2dj8DoOnpoJtqoF2B0MGwCKepR1w4tAQKUvRNJIJMnteQv8+j6qjY2awUiwGroApKFnPj0ns55YLYjgmS5QwoQe1ZXv1sguv0pHJF1g4UlZMY0Idad0U600uGegDkx60w+ls2a0l/5DDErDkzr00Snv2Yk6jvkJHUwR+1VNCSHmM9XZEIMg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/n+n7zJPnpG8IGDf0oet+gswMFVi9N2XfM/ZsowdNJg=; b=dnbDaowh5xL6OEK7gJnepMERZqULgFfCcsVSNCgDY+pv73yzihATxd9gI0tPU8u81qb8xuqN3dLUtbgchfp7VR+hq5WfExpAqMd/jSVTAE8UZ39onlsiKXLbpa0zwFqTETUJ4U4SAw7yZp9DYNEs8cqM0XbJEL/EbpAk2aPsGN5oDrPZvUoAc/GtsoVYwwvEO+jiDCLqfSXYt8WlVItmVHgkO4amnvK16pjE/MNVkfdKoKEvQs0JmS+kvQNxEN25oAF0tSqQvo9I8dUgLtqj+ooboznmuY1iU0i9evnDci5oK+4blWkuMwKRt7zvq+xztWJQRqVr2gyDUYRh5yesiA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/n+n7zJPnpG8IGDf0oet+gswMFVi9N2XfM/ZsowdNJg=; b=ZPyflK2OwGOf65T+BOC3luYFl/xb1AQsj5lTxxkrCDsZyTuB9GhTFqlXROLVVPhGiINeTS/oZFUNZM2r+05yLY3nTeAIoLkJT8WxQPd1KRs5VqLrL7c1rrJIi8N9mnnUAulbBHxuh4bqCEbnIn/lFbR9sEctCOBxaquZJH/yfis= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) by PAXPR04MB8749.eurprd04.prod.outlook.com (2603:10a6:102:21f::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5588.18; Tue, 6 Sep 2022 13:55:18 +0000 Received: from PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962]) by PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962%4]) with mapi id 15.20.5566.021; Tue, 6 Sep 2022 13:55:18 +0000 From: Shenwei Wang To: Rob Herring , Sascha Hauer , Fabio Estevam , Denys Drozdov Cc: Krzysztof Kozlowski , Shawn Guo , Pengutronix Kernel Team , NXP Linux Team , Marcel Ziswiler , Alexander Stein , Marek Vasut , Max Krummenacher , Matthias Schiffer , Tim Harvey , Vladimir Oltean , Peng Fan , Alex Marginean , Reinhold Mueller , Shenwei Wang , Viorel Suman , Abel Vesa , Ming Qian , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev Subject: [PATCH v7 2/3] arm64: dts: freescale: add i.MX8DXL SoC support Date: Tue, 6 Sep 2022 08:53:40 -0500 Message-Id: <20220906135345.38345-4-shenwei.wang@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220906135345.38345-1-shenwei.wang@nxp.com> References: <20220906135345.38345-1-shenwei.wang@nxp.com> X-ClientProxiedBy: SJ0PR13CA0126.namprd13.prod.outlook.com (2603:10b6:a03:2c6::11) To PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 0c4059d9-1683-40d1-1717-08da900f6e91 X-MS-TrafficTypeDiagnostic: PAXPR04MB8749:EE_ X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: RoJkOj71hmdumeBEg9zH8Tsl8s45A3S+I2MPXGYhSxTN6daDmDaHtQX58VFxeCx0RMQoPijsFsBbD4GYIPi0h0e4TEUsN8+X12VcenyRO3nkTVp12anPJEb6MzlwA/h/yeBfTshciE+RZ/xhf0fB45SCBfBy2CWpppnQaLoJiss/soiaq6m421XiS4kTRgtW1DbmEzPwFWslyRb+Vl5gkqH9rPb3LTT03PVDI8l3E8GwpKmiIHBb+XUQhoch5RTUMnZSiVaaSDpG7y4LF6y/zoaa/yRJcEr7NNPyoTKLeFNjYWuZJprEUms+XPmmJlohO1nfuJKJvmgeXHhHDtyXSrBEAkbp8Ts6EBU+DVPgiTtjLoIHka6aAgUBk/EE/Zzi6xjLNCv9Vqy3XudXubznHgUXJ+7cswA5Ag+MS07ZW9M7o/4c9Llv20/X36h7viQoTACSZEXusUjM8R1BKKQx4l332XD2qz8t3zh0XKboAeEPDpH5lwBQ+mwd6Or0s39UFBhlQ7sHhg7LTKCjsidmuteRggZJxKThZbjmPWXISwvcd5RS0WM6JlrrAPD5bTz9UnqLpDdq6zpjQ+xO1qLBp5juDL1UCSVQnDa5LWHtHeQxOi3ZNYO1kdZ7t7cd5G/IfiIKwGQ9f0IdYLDNkyN+v5IZWzPnwmOSwQ0OoBVgG/a0BpxXV9rEa/pUKM90PkFnH02bb1fVdu262AiqGtRC7H9VIgZOrnD+bVTLqSSZE8Eku2PD75lP0E+1M8R+6w+t X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9185.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(366004)(346002)(39860400002)(396003)(376002)(136003)(8676002)(86362001)(36756003)(66556008)(66946007)(66476007)(4326008)(38350700002)(38100700002)(6486002)(6512007)(478600001)(6506007)(52116002)(41300700001)(83380400001)(6666004)(26005)(55236004)(1076003)(186003)(316002)(54906003)(110136005)(2906002)(2616005)(7416002)(30864003)(5660300002)(44832011)(8936002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: u+1E0Ze3SVLS5h+AFccKLWRCresq5k1plNaXJyAltB90XxMvM4ERCJD+ud+gqk9d+isFRYFaoJyIsJ6IoE7hrzmkgmWQePGxYwIvngizMqWatguEgMUxIIrqEBptLmVDus4Q2uXgXupXJhlqfKPdzQHauAaH8wpcC/kOouF3GK/3RNhE7XeFjRuJMzXZBCw5FBDujvF9f5Ku1JT4mN7Bl8dInggCdht8EwQEIzEVbJUFzmCtWJ5feKtr7Fh9LT4//yX/f2yiZsbwzNPxSbALn3DA2uhkwm3MsD2+TrVokdM9YtLBRaxZ2I9F8/NuaKZGbR9oO6KQVVcJ+XFn8HukFtmy3HbhhR/7kakNmq3taiVowPQeooKZdhjzlAYIM1Gp8ShIiRru5uSeVWTO2a2eNS5dh0R983TVcjf/cTGkFW1gCi5O0x839z7rgX06URECkzzOVQeYyUSswlDdSQ9uV81sANkRwGIXMovc6bfS8SyruXOf3gc/9cSX/fAGLPHNOATyOU2Y+i5cODEhm3V8xCJLGsI3HQvS12N0YExLQp4Oi1EgvsgDG9/IsQnJ2hEmFhMZkEr7vKaG/uD6aL0T1NbOs3wwaGu5XNzJawbOgGXa8MicNJh4w2Jq04HHuwz6i6SZK7TyNyRcAowlXC3ku0JLF/DbqiToICNhwbQLp9BLBhfh5th9MJ6/sbADJc1/JYsF3Oxkdx6zTVO3EtbhkGe0yQvlqrFjJ/LLsTJLASBoJnFFyyR1MSpC2aQ2ZHDD0p3fF4lB95fPWGpYYKV6t/ZeI+1yj4nnAe7ZXDa+2WVjT5Bi9NoTYhjSkvNwbVDFoDzztMhKJcXaRPf78Noy2zbrkQF7ur9G5mpOIyQZ0pmlGhsyPQXTrcUuvxdtYhNJPcmcHYClxfDzNBlXYRjSUoG7b7p8nJqfm+nd/sC4P+49eYYUxP/22jFMxwe7+KLSw3iiKjXkclmV1o845TdF0VjGqPqPfySSObsaJUyQ373TDhJ1MuCK7sa3E/f58eoFtsgaDv4wsyn1I6/1nnNkIASlqOUpbvquftDdQ2Jmavm64HtOLBldrLBtqHF7hrLuZsU0drJ0oYxK/XfIKhM2xUFWwSMoeXZTQFml2AbZ2uVmm4KFp7h7s1ZKnRn8RnY+2BXSL3O0k/F8wbkCKw+OZD+2DkI1aAsffcnZVwGHAqs2T1Re/F1w11Hb6ttXI3mfDDVCIK6fUpNFTcl+238GQ7apS4SJbTYcFQpShq2A3ZPHP0WgsWUcJ3PWG23nidOPBmBDkZ224S040iEaADBEQA2LgjaNcxlg7V4SJb34zA6+1iK2crIuKcYRY23Cw8Ia/k9dkHfT9cocK2yDj88ATzOrn4RTi4Da2PtC1XVvxZs+kFdluV0D+ORZoyQFpnJ71/9t7ftYIJ4FIVq+d8wXogdw9Wby8f6PAVs2vsReAwxdXjtrD2g5N7sZfVHHS7D8yqg+7GuDHaY4Wb/45vjHbrNs0jfuas9F5QO5dhufiiFSM47x0+cyVv3eAiqoZlH+7o212kRPhPp5UgjYCpSLC1PRqCNSkYIdhyUzqWogfQrSB/IlmEev8TpNvkyrNJXG X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0c4059d9-1683-40d1-1717-08da900f6e91 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9185.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Sep 2022 13:55:18.3070 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: gVuBYSUQxE7qohp5LrPW3ZrdF8GaYMKrntUozhcNgCyFoTJRRqlQBRfzvNn6N0TIsx0QutMy9bxEuYV+oKxgUg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8749 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220906_065522_308953_7CCFEAB4 X-CRM114-Status: GOOD ( 16.54 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org i.MX8DXL is a device targeting the automotive and industrial market segments. The chip is designed to achieve both high performance and low power consumption. It has a dual (2x) Cortex-A35 processor. This patch adds the basic support for i.MX8DXL SoC. Signed-off-by: Shenwei Wang --- .../boot/dts/freescale/imx8dxl-ss-adma.dtsi | 52 ++++ .../boot/dts/freescale/imx8dxl-ss-conn.dtsi | 142 +++++++++++ .../boot/dts/freescale/imx8dxl-ss-ddr.dtsi | 9 + .../boot/dts/freescale/imx8dxl-ss-lsio.dtsi | 74 ++++++ arch/arm64/boot/dts/freescale/imx8dxl.dtsi | 238 ++++++++++++++++++ 5 files changed, 515 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi new file mode 100644 index 000000000000..795d1d472fae --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi @@ -0,0 +1,52 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +&audio_ipg_clk { + clock-frequency = <160000000>; +}; + +&dma_ipg_clk { + clock-frequency = <160000000>; +}; + +&i2c0 { + compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&i2c1 { + compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&i2c2 { + compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&i2c3 { + compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&lpuart0 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; + +&lpuart1 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; + +&lpuart2 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; + +&lpuart3 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi new file mode 100644 index 000000000000..69c4849f2132 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi @@ -0,0 +1,142 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +/delete-node/ &enet1_lpcg; +/delete-node/ &fec2; + +&conn_subsys { + conn_enet0_root_clk: clock-conn-enet0-root { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <250000000>; + clock-output-names = "conn_enet0_root_clk"; + }; + + eqos: ethernet@5b050000 { + compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a"; + reg = <0x5b050000 0x10000>; + interrupt-parent = <&gic>; + interrupts = , + ; + interrupt-names = "eth_wake_irq", "macirq"; + clocks = <&eqos_lpcg IMX_LPCG_CLK_4>, + <&eqos_lpcg IMX_LPCG_CLK_6>, + <&eqos_lpcg IMX_LPCG_CLK_0>, + <&eqos_lpcg IMX_LPCG_CLK_5>, + <&eqos_lpcg IMX_LPCG_CLK_2>; + clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "mem"; + assigned-clocks = <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <125000000>; + power-domains = <&pd IMX_SC_R_ENET_1>; + status = "disabled"; + }; + + usbotg2: usb@5b0e0000 { + compatible = "fsl,imx8dxl-usb", "fsl,imx7ulp-usb"; + reg = <0x5b0e0000 0x200>; + interrupt-parent = <&gic>; + interrupts = ; + fsl,usbphy = <&usbphy2>; + fsl,usbmisc = <&usbmisc2 0>; + /* + * usbotg1 and usbotg2 share one clcok. + * scu firmware disables the access to the clock and keeps + * it always on in case other core (M4) uses one of these. + */ + clocks = <&clk_dummy>; + ahb-burst-config = <0x0>; + tx-burst-size-dword = <0x10>; + rx-burst-size-dword = <0x10>; + #stream-id-cells = <1>; + power-domains = <&pd IMX_SC_R_USB_1>; + status = "disabled"; + + clk_dummy: clock-dummy { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + clock-output-names = "clk_dummy"; + }; + }; + + usbmisc2: usbmisc@5b0e0200 { + #index-cells = <1>; + compatible = "fsl,imx7ulp-usbmisc"; + reg = <0x5b0e0200 0x200>; + }; + + usbphy2: usbphy@0x5b110000 { + compatible = "fsl,imx8dxl-usbphy", "fsl,imx7ulp-usbphy"; + reg = <0x5b110000 0x1000>; + clocks = <&usb2_2_lpcg IMX_LPCG_CLK_7>; + power-domains = <&pd IMX_SC_R_USB_1_PHY>; + status = "disabled"; + }; + + eqos_lpcg: clock-controller@5b240000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5b240000 0x10000>; + #clock-cells = <1>; + clocks = <&conn_enet0_root_clk>, + <&conn_axi_clk>, + <&conn_axi_clk>, + <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>, + <&conn_ipg_clk>; + clock-indices = , , + , , + ; + clock-output-names = "eqos_ptp", + "eqos_mem_clk", + "eqos_aclk", + "eqos_clk", + "eqos_csr_clk"; + power-domains = <&pd IMX_SC_R_ENET_1>; + }; + + usb2_2_lpcg: clock-controller@5b280000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5b280000 0x10000>; + #clock-cells = <1>; + clock-indices = ; + clocks = <&conn_ipg_clk>; + clock-output-names = "usboh3_2_phy_ipg_clk"; + power-domains = <&pd IMX_SC_R_USB_1_PHY>; + }; + +}; + +&enet0_lpcg { + clocks = <&conn_enet0_root_clk>, + <&conn_enet0_root_clk>, + <&conn_axi_clk>, + <&clk IMX_SC_R_ENET_0 IMX_SC_C_TXCLK>, + <&conn_ipg_clk>, + <&conn_ipg_clk>; +}; + +&fec1 { + compatible = "fsl,imx8qm-fec"; + interrupts = , + , + , + ; + assigned-clocks = <&clk IMX_SC_R_ENET_0 IMX_SC_C_CLKDIV>; + assigned-clock-rates = <125000000>; +}; + +&usdhc1 { + compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc"; + interrupts = ; +}; + +&usdhc2 { + compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc"; + interrupts = ; +}; + +&usdhc3 { + compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi new file mode 100644 index 000000000000..550f513708d8 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi @@ -0,0 +1,9 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2020 NXP + */ + +&ddr_pmu0 { + compatible = "fsl,imx8-ddr-pmu"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi new file mode 100644 index 000000000000..815bd987b09b --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi @@ -0,0 +1,74 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +&lsio_gpio0 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio1 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio2 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio3 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio4 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio5 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio6 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio7 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_mu0 { + compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu1 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu2 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu3 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu4 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu5 { + compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi new file mode 100644 index 000000000000..5ddbda0b4def --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi @@ -0,0 +1,238 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + aliases { + ethernet0 = &fec1; + ethernet1 = &eqos; + gpio0 = &lsio_gpio0; + gpio1 = &lsio_gpio1; + gpio2 = &lsio_gpio2; + gpio3 = &lsio_gpio3; + gpio4 = &lsio_gpio4; + gpio5 = &lsio_gpio5; + gpio6 = &lsio_gpio6; + gpio7 = &lsio_gpio7; + mu1 = &lsio_mu1; + }; + + cpus: cpus { + #address-cells = <2>; + #size-cells = <0>; + + /* We have 1 clusters with 2 Cortex-A35 cores */ + A35_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a35"; + reg = <0x0 0x0>; + enable-method = "psci"; + next-level-cache = <&A35_L2>; + clocks = <&clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU>; + #cooling-cells = <2>; + operating-points-v2 = <&a35_opp_table>; + }; + + A35_1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a35"; + reg = <0x0 0x1>; + enable-method = "psci"; + next-level-cache = <&A35_L2>; + clocks = <&clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU>; + #cooling-cells = <2>; + operating-points-v2 = <&a35_opp_table>; + }; + + A35_L2: l2-cache0 { + compatible = "cache"; + }; + }; + + a35_opp_table: opp-table { + compatible = "operating-points-v2"; + opp-shared; + + opp-900000000 { + opp-hz = /bits/ 64 <900000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <150000>; + }; + + opp-1200000000 { + opp-hz = /bits/ 64 <1200000000>; + opp-microvolt = <1100000>; + clock-latency-ns = <150000>; + opp-suspend; + }; + }; + + gic: interrupt-controller@51a00000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */ + <0x0 0x51b00000 0 0xc0000>; /* GICR (RD_base + SGI_base) */ + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + dsp_reserved: dsp@92400000 { + reg = <0 0x92400000 0 0x2000000>; + no-map; + }; + }; + + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + system-controller { + compatible = "fsl,imx-scu"; + mbox-names = "tx0", + "rx0", + "gip3"; + mboxes = <&lsio_mu1 0 0 + &lsio_mu1 1 0 + &lsio_mu1 3 3>; + + pd: power-controller { + compatible = "fsl,scu-pd"; + #power-domain-cells = <1>; + wakeup-irq = <160 163 235 236 237 228 229 230 231 238 + 239 240 166 169>; + }; + + clk: clock-controller { + compatible = "fsl,imx8dxl-clk", "fsl,scu-clk"; + #clock-cells = <2>; + clocks = <&xtal32k &xtal24m>; + clock-names = "xtal_32KHz", "xtal_24Mhz"; + }; + + iomuxc: pinctrl { + compatible = "fsl,imx8dxl-iomuxc"; + }; + + ocotp: ocotp { + compatible = "fsl,imx8qxp-scu-ocotp"; + #address-cells = <1>; + #size-cells = <1>; + + fec_mac0: mac@2c4 { + reg = <0x2c4 6>; + }; + + fec_mac1: mac@2c6 { + reg = <0x2c6 6>; + }; + }; + + rtc: rtc { + compatible = "fsl,imx8qxp-sc-rtc"; + }; + + sc_pwrkey: keys { + compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key"; + linux,keycode = ; + wakeup-source; + }; + + watchdog { + compatible = "fsl,imx-sc-wdt"; + timeout-sec = <60>; + }; + + tsens: thermal-sensor { + compatible = "fsl,imx-sc-thermal"; + #thermal-sensor-cells = <1>; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , /* Physical Secure */ + , /* Physical Non-Secure */ + , /* Virtual */ + ; /* Hypervisor */ + }; + + thermal_zones: thermal-zones { + cpu-thermal0 { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&tsens IMX_SC_R_SYSTEM>; + + trips { + cpu_alert0: trip0 { + temperature = <107000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit0: trip1 { + temperature = <127000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&cpu_alert0>; + cooling-device = + <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + }; + + /* The two values below cannot be changed by the board */ + xtal32k: clock-xtal32k { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <32768>; + clock-output-names = "xtal_32KHz"; + }; + + xtal24m: clock-xtal24m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <24000000>; + clock-output-names = "xtal_24MHz"; + }; + + /* sorted in register address */ + #include "imx8-ss-adma.dtsi" + #include "imx8-ss-conn.dtsi" + #include "imx8-ss-ddr.dtsi" + #include "imx8-ss-lsio.dtsi" +}; + +#include "imx8dxl-ss-adma.dtsi" +#include "imx8dxl-ss-conn.dtsi" +#include "imx8dxl-ss-lsio.dtsi" +#include "imx8dxl-ss-ddr.dtsi" From patchwork Tue Sep 6 13:53:42 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shenwei Wang X-Patchwork-Id: 12967638 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 5D1B7ECAAD5 for ; Tue, 6 Sep 2022 14:38:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=pvaK5vQAFSDjKYcVQqO/wbdt8T4b3ND/qYn3liUJ3EE=; b=ovfNtPosNHEVS2 gQpf9UfLsu5q3q0GfC+1TxhY1im6gve180MeXbD6GXbW+cKOSKBZaSXxFxQU3djyqbD0m36k5uRDU gGr7dJpEIYD7z8qC9CFiW0/Cw+XXzXmVgkZ5Olz6Exi/eiZgKrYFdARDxXEtotStSGtL6ge2z1r3D uSFiYfvyVH4xdVKTeru0kiDkz08uInuKceCXv2+yB709iHpNljYyOCCX2RlXqVfsWOA4TBIX6jBNC dx6JGr8ogOrsmr7L2cO3AxU/tBhXydXeGVPEgrUEg5YnJ8eh7z4U4CSBoCyq+2MVzQO/I6ESOC/n7 /Ux6nMDDgT3o6jmyhZ3g==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZgj-00EMeF-Sw; Tue, 06 Sep 2022 14:36:34 +0000 Received: from mail-am6eur05on2065.outbound.protection.outlook.com ([40.107.22.65] helo=EUR05-AM6-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZ39-00E3Gj-N5 for linux-arm-kernel@lists.infradead.org; Tue, 06 Sep 2022 13:55:38 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PRrJw/KfWh7mjKY9ooZoKeMP8hlssB0J0MK97GAtZAGoG11fhMFTwbZS3U6Fwr9UWqwYg/RxQbvjMU2GqZb/eqy2wOCAZpu73s8MJDEoby/FPAfne5uAY5kMQWoG3jSnghgztfyvhOXvOSPPF8/GG92sqqXEntyapAoaycSUeEzK7ZsRAlN9r4wn5kPoa59ej5srJj/gDwV7w6ypqEFxV/1M8TSs9/ntaAsdixeg4J4gIFm5FLrn73o3XICzbYR+FKdn27s7cMlIJptlZ6JlSX5/RP4E1ckhDLgzf06nC9i9sG1dC/MJHCiLKQkpcfmNWqluT4yLiaiZ/cT3oFRt2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SPNERYjPGhAdjhyZDco9ML7IVxH2tLGiq4SPkPsDxso=; b=Vk6DYnCOImcpEtyxGTVVkKA3V8rSf9I913yRK23hkguzTMpKMhH/BGq3gHlgLZjQrnrAF0dPEyS1grJFvr0cpb9vor1ZYPf8TCBdXDqKd8Roe04PURSpQ3LA63M7+hmZX5+bQ4vibiqZapaWRQC7TjX08geiCCynKDKlzl3pl5lM1jrDQnOma5i6sJO7Dpu7sWv19c2CyQWXM1Ui1PUMTAq694XDMmQFJnEKTV1Ovxd2+vVmCGPRtb2dcUeyF4K2liXCxrgt1/bryOay/SEyt5V/SI2XDI56T2gTOPixq9GIHEsBRjHc1wSIk/oqZU3+G7urWPGrRcXCwfxYHcXafw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SPNERYjPGhAdjhyZDco9ML7IVxH2tLGiq4SPkPsDxso=; b=qwnY7eMqBLsgwOJaTV7HqQSqH6uoFcEy/0+TKTyzmnjQc5/Eal4WR4N1BVhHzGcMHX/NS2mDmrUd9mhaDQCZim9qBiLea1onXBtPqjUl4+KrGvL5/JjTJvWRPOcHeH9s622jQQQhUtL97NU8vdheThoWvk4cJLp4/UIUsrBYsxE= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) by PAXPR04MB8749.eurprd04.prod.outlook.com (2603:10a6:102:21f::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5588.18; Tue, 6 Sep 2022 13:55:31 +0000 Received: from PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962]) by PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962%4]) with mapi id 15.20.5566.021; Tue, 6 Sep 2022 13:55:31 +0000 From: Shenwei Wang To: Rob Herring , Sascha Hauer , Fabio Estevam , Denys Drozdov Cc: Krzysztof Kozlowski , Shawn Guo , Pengutronix Kernel Team , NXP Linux Team , Marcel Ziswiler , Alexander Stein , Marek Vasut , Max Krummenacher , Matthias Schiffer , Tim Harvey , Vladimir Oltean , Peng Fan , Alex Marginean , Reinhold Mueller , Shenwei Wang , Viorel Suman , Abel Vesa , Ming Qian , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev Subject: [PATCH v7 3/3] arm64: dts: freescale: add support for i.MX8DXL EVK board Date: Tue, 6 Sep 2022 08:53:42 -0500 Message-Id: <20220906135345.38345-6-shenwei.wang@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220906135345.38345-1-shenwei.wang@nxp.com> References: <20220906135345.38345-1-shenwei.wang@nxp.com> X-ClientProxiedBy: SJ0PR13CA0157.namprd13.prod.outlook.com (2603:10b6:a03:2c7::12) To PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 85165dab-446f-4c45-d8a0-08da900f7682 X-MS-TrafficTypeDiagnostic: PAXPR04MB8749:EE_ X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: HVCnQpPqCMtmUc+/90mRmC/faGRHB6nrrxTcWnH7cM2bQkMLKEoxXpj7Wg9t1b7CQRFMvyJ16SyWU5LEH+gB6NmKI9K5GcQ1k0YMyi3uiVH1SdLNpuRvrtH9UVuY5+eFUps5yiKnx6+twds5K3rxIKCrASbMrHyXsgwvpDakQe9whbCBvwzPd984zTxIVglgKJMy1Ry00n5SNNAlGocnAi2/cdQbr1KrfV2clO9+Yi88/D+gVmTsXjJNwOzc9u8f0nBSJVDOwbkx53dBbqVN3F9TZj3R5C5Cak5NMPDbq4cSOmxMIBVFdn3qF7j76uJdhOtIyTj1eXdHnoiEPEnMlSilypuVMK+jmy2XCSa4sTj0Rl1lW6I7AXOWh3OuJQyJtKvCS8C7SP+8TjYV7kDtHJ5dnoPpF9wDh4XZYpp3BI246eF5JGkTU2q0RvtXJUo2lmGfN1tY3oRK6reOFAavCTNPxQeETpo/M57voWuBxLtMzgqW5VtSdU20S/HqOEQnCTbGM4e0zESkG3q/ErPHQPVTqvXSZE9ef2lLjEAt/9YQC9qLqtPk8th6t8R+ITSCRpIgcZh7iwqCAD+gR4i0AC93qMtzfNWHUEBLMSV/qE6WrJtthlHx32R16bBaa0sL80zHkh84pI27CuXS8TIJV7YcCAkUCL+qThs5ZUZ3A7W/khxX7VQj9N6HA0I6nbZ683NoS+qnc5okOrYMbGcMddpuaTenAeS6k7bzHtNA2YA/CddiV5gD3v687HRfJ0lxOnwdo/hMHqql5o6fvmWaNFA8UCCjyrP0MnSj0GDfFJNUZyl0d2V1zAirE7haUKf+ X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9185.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(366004)(346002)(39860400002)(396003)(376002)(136003)(8676002)(86362001)(36756003)(66556008)(66946007)(66476007)(4326008)(38350700002)(38100700002)(6486002)(6512007)(478600001)(6506007)(52116002)(41300700001)(83380400001)(6666004)(26005)(55236004)(1076003)(186003)(316002)(54906003)(110136005)(2906002)(2616005)(7416002)(30864003)(5660300002)(44832011)(8936002)(414714003)(473944003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: /gqW4pL+/OccE2jtKoUEM1FVJ9P4agLboJSpBg9Tyc8YAGlPLUXcENBtaZ5dVLmPDQOUN0e1fjJ7bdQPlyAaSOClAWfWiizNtgf4Xrzqn6KrDnF9Jp6dlElsFO+aBW92Qpnm0NVrRBmXE1DK+ddkHLhQLa+GTKo1nomGC66YYzJFt0kD4Rktk5lyubfG1SAHOR9BDNxJGUdjgchiJ1bqieOBj63i1FIx0Pil1KYrH4mn6yWfCDOCND1+S5bJpvQU5cZcKzqLFMRdVKDPAgx7d6JJhjxsF4+uBRRAvGRdjFrcnjlWJfZbP9iEeuPi4+oIniG3kKr5rlaFHuK+ZcrrjYK7GutpT9X6c2haw/MnQ5sFKuBIYMaZ7z0WhVgrOW64T9diedVdcgX5maNe5SOXNVsMxlYtb3QPEGOqDkMMoandh8HUIR388zxpgyz4yNLdpVnUiI/hMM/cAF4wVauhwXd0SKQIPIuq88rgvTPxHF93x4UVh+OGsZUyMgTDvOTzVzHFhWXvTb/XGRiAlVcLXPEBryrxCFIkpoa/jI7tyRvZR0cLSd1zWPCllCjXzWaAhEdu0APmUdz3OcnFyJimeYEl5S4I3y32g42QIaFDePEW5nHhEzWZVkrDiCbr9UTE4Zc+iChBvSKzhCyvhE6sNHzIXT8agGn8tlGT/UFFbimgoq2GwZ3F9of6AAnoUwqMz5hbqLeXRfczGbWfY3iZxSJZeFfAnlvofI9tIApYgX3XlBRYawS/GWaRpvT7hf8NVwMJ9yNnwwcthuw19R8aEEZYxCNGlj3+lzUz+lQ7Q0pLXwgciy6XstEMkOOXowYj3kgLFl8vWEtH8ua1KogdHu7CByCwmUEMf0/DKKK/UY4O2k92/PuGwMOsGEBo/Chq92BHGVL0BbGyq3azBwrDP87illTZxcYU7QX65ZHhwhH9ylZu08VJiMOg0pGPQbBOBxZ43idDr8UFS8RqaWbJabIcfK3ybr+qKK7DFyBNnMZCpATLothwUUdNltrNOsW/rIBW71cyWskteKFciEezVmrOoaOSxWJzsNkJDYEO8fTYrQLcRcjuGDz7o8zAYiiueW5KiJ0mrRF7Tky3tfmQvVUsCmx+xxO65pRO4Sua5L/AemOMw6zAP2iNzJzsKSR/fC9mWnCnV+2vg5iIufrN4gksQByfnE4YCtBp1Glv2QM6NDw39pPk4uGv/LtjLHeHNFKMhi5JZLd4rkIBkpubPBVUV//d+aK6QKnlVfp8le4k1CeMvf02fyeZuI4ee+VnSsb8cIYvNo1/MPPjBLEUlOsmPeQtu+9Ske0wJl7Kqd7um9spMZMgXmi/v6QZ3AL7mn1evmaGEeyZ6WO9mBxJiAhs2irYMmUFuKI83qoGrmPDhARVbd/IC7mblW8mM7SfhipWB5hceikhbEh6rJNfQaBQT6kG8Q7iI17/+S1N1iYMNmOiKakpMEHnCuOaCkU5u8nbsy63PCSgow8I6zESBg/ZE2XMg9c95Ffh5d2DQ4sCQEN1RIbpdQagDfpQRgOVIhhNs9jbsB8BuF2wK1x2SgwpUbwOJ3yJx2yMid0pnRrLSB7v3MHaYbawYOcDFP/t X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 85165dab-446f-4c45-d8a0-08da900f7682 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9185.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Sep 2022 13:55:31.6510 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: mZE3FKrxnIX43/AmYkXdIIeFGIvfaUcD9nBx7OLQFsdbFPLb9TlqxK7Z57qAihgk2vOY1l5SvB0LnePp4HRgkw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8749 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220906_065535_962003_7F8D3D05 X-CRM114-Status: GOOD ( 17.62 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This is to support the EVK (Evaluation Kit Board) for the i.MX8DXL. The patch has enabled the serial console, SD/EMMC interface, and the eqos and fec ethernet network. Signed-off-by: Shenwei Wang --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 426 ++++++++++++++++++ 2 files changed, 427 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-evk.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 8bf7f7ecebaa..2741205efe84 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -48,6 +48,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1028a-qds-85bb.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1028a-qds-899b.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1028a-qds-9999.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8dxl-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-data-modul-edm-sbc.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts new file mode 100644 index 000000000000..868c75945af3 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts @@ -0,0 +1,426 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +/dts-v1/; + +#include "imx8dxl.dtsi" + +/ { + model = "Freescale i.MX8DXL EVK"; + compatible = "fsl,imx8dxl-evk", "fsl,imx8dxl"; + + aliases { + i2c2 = &i2c2; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + serial0 = &lpuart0; + }; + + chosen { + stdout-path = &lpuart0; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x00000000 0x80000000 0 0x40000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + /* + * Memory reserved for optee usage. Please do not use. + * This will be automatically added to dtb if OP-TEE is installed. + * optee@96000000 { + * reg = <0 0x96000000 0 0x2000000>; + * no-map; + * }; + */ + + /* global autoconfigured region for contiguous allocations */ + linux,cma { + compatible = "shared-dma-pool"; + reusable; + size = <0 0x14000000>; + alloc-ranges = <0 0x98000000 0 0x14000000>; + linux,cma-default; + }; + }; + + mux3_en: regulator-0 { + compatible = "regulator-fixed"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "mux3_en"; + gpio = <&pca6416_2 8 GPIO_ACTIVE_LOW>; + regulator-always-on; + }; + + reg_fec1_sel: regulator-1 { + compatible = "regulator-fixed"; + regulator-name = "fec1_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&pca6416_1 11 GPIO_ACTIVE_HIGH>; + regulator-always-on; + status = "disabled"; + }; + + reg_fec1_io: regulator-2 { + compatible = "regulator-fixed"; + regulator-name = "fec1_io_supply"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + gpio = <&max7322 0 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + status = "disabled"; + }; + + reg_usdhc2_vmmc: regulator-3 { + compatible = "regulator-fixed"; + regulator-name = "SD1_SPWR"; + regulator-min-microvolt = <3000000>; + regulator-max-microvolt = <3000000>; + gpio = <&lsio_gpio4 30 GPIO_ACTIVE_HIGH>; + enable-active-high; + off-on-delay-us = <3480>; + }; +}; + +&eqos { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_eqos>; + phy-mode = "rgmii-id"; + phy-handle = <ðphy0>; + nvmem-cells = <&fec_mac1>; + nvmem-cell-names = "mac-address"; + snps,reset-gpios = <&pca6416_1 2 GPIO_ACTIVE_LOW>; + snps,reset-delays-us = <10 20 200000>; + status = "okay"; + + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + eee-broken-1000t; + qca,disable-smarteee; + vddio-supply = <&vddio0>; + + vddio0: vddio-regulator { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; + }; + }; +}; + +/* + * fec1 shares the some PINs with usdhc2. + * by default usdhc2 is enabled in this dts. + * Please disable usdhc2 to enable fec1 + */ +&fec1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1>; + phy-mode = "rgmii-txid"; + phy-handle = <ðphy1>; + fsl,magic-packet; + rx-internal-delay-ps = <2000>; + nvmem-cells = <&fec_mac0>; + nvmem-cell-names = "mac-address"; + status = "disabled"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy1: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + reset-gpios = <&pca6416_1 0 GPIO_ACTIVE_LOW>; + reset-assert-us = <10000>; + qca,disable-smarteee; + vddio-supply = <&vddio1>; + + vddio1: vddio-regulator { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; + }; + }; +}; + +&i2c2 { + #address-cells = <1>; + #size-cells = <0>; + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; + + pca6416_1: gpio@20 { + compatible = "ti,tca6416"; + reg = <0x20>; + gpio-controller; + #gpio-cells = <2>; + }; + + pca6416_2: gpio@21 { + compatible = "ti,tca6416"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + }; + + pca9548_1: i2c-mux@70 { + compatible = "nxp,pca9548"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x70>; + + i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0>; + + max7322: gpio@68 { + compatible = "maxim,max7322"; + reg = <0x68>; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + }; + + i2c@4 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x4>; + }; + + i2c@5 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x5>; + }; + + i2c@6 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x6>; + }; + }; +}; + +&lpuart0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lpuart0>; + status = "okay"; +}; + +&lsio_gpio4 { + status = "okay"; +}; + +&lsio_gpio5 { + status = "okay"; +}; + +&thermal_zones { + pmic-thermal0 { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&tsens IMX_SC_R_PMIC_0>; + + trips { + pmic_alert0: trip0 { + temperature = <110000>; + hysteresis = <2000>; + type = "passive"; + }; + + pmic_crit0: trip1 { + temperature = <125000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&pmic_alert0>; + cooling-device = + <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; +}; + +&usdhc1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc1>; + bus-width = <8>; + no-sd; + no-sdio; + non-removable; + status = "okay"; +}; + +&usdhc2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + bus-width = <4>; + vmmc-supply = <®_usdhc2_vmmc>; + cd-gpios = <&lsio_gpio5 1 GPIO_ACTIVE_LOW>; + wp-gpios = <&lsio_gpio5 0 GPIO_ACTIVE_HIGH>; + status = "okay"; +}; + +&iomuxc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hog>; + + pinctrl_hog: hoggrp { + fsl,pins = < + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD 0x000514a0 + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK_PAD 0x000014a0 + IMX8DXL_SPI3_CS0_ADMA_ACM_MCLK_OUT1 0x0600004c + IMX8DXL_SNVS_TAMPER_OUT1_LSIO_GPIO2_IO05_IN 0x0600004c + >; + }; + + pinctrl_usbotg1: usbotg1grp { + fsl,pins = < + IMX8DXL_USB_SS3_TC0_CONN_USB_OTG1_PWR 0x00000021 + >; + }; + + pinctrl_usbotg2: usbotg2grp { + fsl,pins = < + IMX8DXL_USB_SS3_TC1_CONN_USB_OTG2_PWR 0x00000021 + >; + }; + + pinctrl_eqos: eqosgrp { + fsl,pins = < + IMX8DXL_ENET0_MDC_CONN_EQOS_MDC 0x06000020 + IMX8DXL_ENET0_MDIO_CONN_EQOS_MDIO 0x06000020 + IMX8DXL_ENET1_RGMII_RXC_CONN_EQOS_RGMII_RXC 0x06000020 + IMX8DXL_ENET1_RGMII_RXD0_CONN_EQOS_RGMII_RXD0 0x06000020 + IMX8DXL_ENET1_RGMII_RXD1_CONN_EQOS_RGMII_RXD1 0x06000020 + IMX8DXL_ENET1_RGMII_RXD2_CONN_EQOS_RGMII_RXD2 0x06000020 + IMX8DXL_ENET1_RGMII_RXD3_CONN_EQOS_RGMII_RXD3 0x06000020 + IMX8DXL_ENET1_RGMII_RX_CTL_CONN_EQOS_RGMII_RX_CTL 0x06000020 + IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RGMII_TXC 0x06000020 + IMX8DXL_ENET1_RGMII_TXD0_CONN_EQOS_RGMII_TXD0 0x06000020 + IMX8DXL_ENET1_RGMII_TXD1_CONN_EQOS_RGMII_TXD1 0x06000020 + IMX8DXL_ENET1_RGMII_TXD2_CONN_EQOS_RGMII_TXD2 0x06000020 + IMX8DXL_ENET1_RGMII_TXD3_CONN_EQOS_RGMII_TXD3 0x06000020 + IMX8DXL_ENET1_RGMII_TX_CTL_CONN_EQOS_RGMII_TX_CTL 0x06000020 + >; + }; + + pinctrl_fec1: fec1grp { + fsl,pins = < + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD 0x000014a0 + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD 0x000014a0 + IMX8DXL_ENET0_MDC_CONN_ENET0_MDC 0x06000020 + IMX8DXL_ENET0_MDIO_CONN_ENET0_MDIO 0x06000020 + IMX8DXL_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC 0x00000060 + IMX8DXL_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 0x00000060 + IMX8DXL_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 0x00000060 + IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 0x00000060 + IMX8DXL_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 0x00000060 + IMX8DXL_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL 0x00000060 + IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC 0x00000060 + IMX8DXL_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 0x00000060 + IMX8DXL_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 0x00000060 + IMX8DXL_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 0x00000060 + IMX8DXL_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 0x00000060 + IMX8DXL_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL 0x00000060 + >; + }; + + pinctrl_lpspi3: lpspi3grp { + fsl,pins = < + IMX8DXL_SPI3_SCK_ADMA_SPI3_SCK 0x6000040 + IMX8DXL_SPI3_SDO_ADMA_SPI3_SDO 0x6000040 + IMX8DXL_SPI3_SDI_ADMA_SPI3_SDI 0x6000040 + IMX8DXL_SPI3_CS1_ADMA_SPI3_CS1 0x6000040 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + IMX8DXL_SPI1_SCK_ADMA_I2C2_SDA 0x06000021 + IMX8DXL_SPI1_SDO_ADMA_I2C2_SCL 0x06000021 + >; + }; + + pinctrl_cm40_lpuart: cm40lpuartgrp { + fsl,pins = < + IMX8DXL_ADC_IN2_M40_UART0_RX 0x06000020 + IMX8DXL_ADC_IN3_M40_UART0_TX 0x06000020 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + IMX8DXL_SPI1_CS0_ADMA_I2C3_SDA 0x06000021 + IMX8DXL_SPI1_SDI_ADMA_I2C3_SCL 0x06000021 + >; + }; + + pinctrl_lpuart0: lpuart0grp { + fsl,pins = < + IMX8DXL_UART0_RX_ADMA_UART0_RX 0x06000020 + IMX8DXL_UART0_TX_ADMA_UART0_TX 0x06000020 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins = < + IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK 0x06000041 + IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD 0x00000021 + IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0 0x00000021 + IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1 0x00000021 + IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2 0x00000021 + IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3 0x00000021 + IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4 0x00000021 + IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5 0x00000021 + IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6 0x00000021 + IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7 0x00000021 + IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE 0x00000041 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins = < + IMX8DXL_ENET0_RGMII_TX_CTL_LSIO_GPIO4_IO30 0x00000040 /* RESET_B */ + IMX8DXL_ENET0_RGMII_TXD1_LSIO_GPIO5_IO00 0x00000021 /* WP */ + IMX8DXL_ENET0_RGMII_TXD2_LSIO_GPIO5_IO01 0x00000021 /* CD */ + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CLK 0x06000041 + IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD 0x00000021 + IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0 0x00000021 + IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1 0x00000021 + IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2 0x00000021 + IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3 0x00000021 + IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC1_VSELECT 0x00000021 + >; + }; +}; From patchwork Tue Sep 6 13:53:44 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shenwei Wang X-Patchwork-Id: 12967640 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 3E3F5ECAAA1 for ; Tue, 6 Sep 2022 14:41:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=1Beji+1x9PUZ9h2iNkwLhcIIlq2NxcWkZ13tVNx4q5k=; b=lHX7/mun6vxIwq 19OVLlZQ5YtfDpObHYf/c9F2Dvd6L1zMXfYscjBZgqXXLn7TIfQCEf63/YWfi/TlUy6oD/PKMjyoe 5X3k9CMpY0hAq6pSfTLhgeRHrZ7UZPX5QE1pSGlZTGFjfNGXrk+tj2/AB4vg55cT1lt6L3VlCjTdJ u9/mpGthgo7VZM45++gtIntlGNNJkH30xEw6ov+zUtf9NPjQrkHFWKbYXRKfNIPoTOAok0q8X92S+ JarjngBL/tlWmUN5T/9fAlmSHOuL+Hyn4bpp+RrRoO71oDCzYn8zB8w06Q3sTIG2TdE5L9pEb4pWZ LDGhkpFF7+ICVkrGWMPQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZjS-00ENtg-3Q; Tue, 06 Sep 2022 14:39:20 +0000 Received: from mail-dbaeur03on2084.outbound.protection.outlook.com ([40.107.104.84] helo=EUR03-DBA-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZ3O-00E3O7-Cw for linux-arm-kernel@lists.infradead.org; Tue, 06 Sep 2022 13:55:52 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AqcA9dknAHwun9ytLJYMEutHNc76SndtjZMTj3kaM0kl9x5BDQZl9ZxEEFSJb8xeX5zrvVvO302C8ih4cS44EHNh++H7m6E5i0WT3NU8o3jS0WI0kJa3QupR4itF5zcPb9XdoV8NnKdI9x6qipwsJPUOSx/P/0QJwmEwqlREiyP9U4Jib9K5jMeUDmDhi1erq5dpOe0t2xY6qRFwPIDigxpKGj6CR2dTlvPbYz/fPgj2ZEGWmQMrj4MXJWzTgayV9uJDm1g8UlyTMysSdK9WCUzDVwa5OGn214EypRdzeGCUNbz6PRsnURlyviDgZK8lerD7BO4EzEvf1ls3bbdmYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/n+n7zJPnpG8IGDf0oet+gswMFVi9N2XfM/ZsowdNJg=; b=Rrz+GFMsSkRGy2/QEix4+X/fzLszEDcZYP7E2grxtkQpzP9xmk5aoaOTADwXW/YW1IpfzBHZPbodUaGONq6A1UmHw1RYLkK8OQzpEwBJ7a6jCCjP+YUS5IO8jMtwbNZ752yC8MUX9u0tHJ96eVhZhyWLQUaUd1RfRFocs9am9B0Fe3yBjCsPxBPLkyLDlnn5gzIbPyOqXoSLqX3B8pWBSl1eoF3AEAuFVG9SZulc1zVK6mOZg/fn6G/jlHHtcggsO4fNleEJQBlnMlLpIMgQ2q3DJeedjqqpOAZH5p46oPCF7uXP4Ve3sh2f/sovRw9Is2pQ+7ffYxOS5fHsoKjjHQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=/n+n7zJPnpG8IGDf0oet+gswMFVi9N2XfM/ZsowdNJg=; b=qVsTLZWfLq4NJHmEWe5g+66AwgAgNYH3IKSFOQtMQlzT1nlhFmyKecHKeF9nGzzSA3b1usWW44VVoXazIYH+RHtdewQjWvxLmMjdjsbUCwiKDFQXkrBaU2G5h4ij8VLmtnKviEUJte8n7jpsPoZA0UGy5KBvi1C24+6p0TS06bY= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) by VI1PR04MB5181.eurprd04.prod.outlook.com (2603:10a6:803:62::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5612.12; Tue, 6 Sep 2022 13:55:44 +0000 Received: from PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962]) by PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962%4]) with mapi id 15.20.5566.021; Tue, 6 Sep 2022 13:55:44 +0000 From: Shenwei Wang To: Rob Herring , Sascha Hauer , Fabio Estevam , Denys Drozdov Cc: Krzysztof Kozlowski , Shawn Guo , Pengutronix Kernel Team , NXP Linux Team , Marcel Ziswiler , Alexander Stein , Marek Vasut , Max Krummenacher , Matthias Schiffer , Tim Harvey , Vladimir Oltean , Peng Fan , Alex Marginean , Reinhold Mueller , Shenwei Wang , Viorel Suman , Abel Vesa , Ming Qian , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev Subject: [PATCH v7 4/5] arm64: dts: freescale: add i.MX8DXL SoC support Date: Tue, 6 Sep 2022 08:53:44 -0500 Message-Id: <20220906135345.38345-8-shenwei.wang@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220906135345.38345-1-shenwei.wang@nxp.com> References: <20220906135345.38345-1-shenwei.wang@nxp.com> X-ClientProxiedBy: BY3PR04CA0012.namprd04.prod.outlook.com (2603:10b6:a03:217::17) To PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 0387017e-5deb-4903-60aa-08da900f7e23 X-MS-TrafficTypeDiagnostic: VI1PR04MB5181:EE_ X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: IsS47H2ZV7B9QbeXlrnTgXpRPQK+npRztiUFY2NtaXSEbu+REfemTCBecPvfBnEmfo40+Rm30CJS9HL8UGxX5n+tHlTTX9p0dt1+M8hptdBMJ5QeI4rP2CMuU9BeGvylYBhX82jjRGd+lEJiytzKN+a6Aa5I6gaCkXCOG1vsZuBWcpqhzPv3s9zM682CPB4IsWXOQFSHiBkwK4ahPKfsZXpchjn0AeMmqcQ7CKo0zszNAL8SsJTqi8OIOniP+KblAFGjtIqluQd8B/M28yFcKdFIOi5KhfkmMdkAra7dRUjknULx3vKiRAD3hTy/Te6sPvEbn8X8twxytb56DGBXYjkPqM/dccHvQECUBxpJlM/ZrcYKzw+LcE6jOUMk86BesAFt+NcW36cqo+GnRxGd3mailEqAX7TvDCiBMyRiCiyBbVERCfL4vx29e6GE6y5s+suIHWmVT7xfCxPWh0UIThQzdh78rIWnq4Mq3NCqiH1sc0oxjOoebi5aAygvvqZu9VgeUiPk5CUI3Lcy9+h7AY4DmAQUgYYwvl/RuVaOy1BOCb1Na1JMuzU2ii5BROS+akEYl/4kJeNIVBExqePDEw4mn9slbIuE/del53i/irvLxTmBH+Uip4QK1UUT22C2Esfuxslg04qRyf/f33TO82FtM/AUlUxDp2DW7xth3CIq35vIK0cAzVs15x6Yp+PGTZYx692QqlLo6pMTFEqp6vdMtfezleRD2fhONkEx1eA6XJYkTUktbXS31ciEAEH7 X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9185.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(376002)(346002)(39860400002)(136003)(366004)(396003)(8676002)(4326008)(66476007)(2906002)(66556008)(66946007)(30864003)(44832011)(2616005)(1076003)(83380400001)(7416002)(8936002)(36756003)(38100700002)(5660300002)(38350700002)(54906003)(110136005)(316002)(41300700001)(52116002)(6486002)(478600001)(6506007)(6512007)(55236004)(26005)(186003)(86362001);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: nIT9EOkxFhD9jlGpanClM2VbkfqvObhqhzlWn9ph9CnHlYhGYs2/3eu4zb3+HqGtwU2iF+/O36CZXoYG7ifTrozKrIjQMWOjJkzxBvYXcEHpPfCrV7TCkSK2Bbt8fxPSEJAKojlBYqumFyH1yD06sTirjJn5aADGtema1vhTr7h7d7UqDHkNW4pyvGMDZPyjKFu7S5bOpEBJQI9VeEq/NrOFYx7HV+0AjMQVykTalcpOJQTcfvNDrQKPK2fk93mDk+6qKWsOipFMP4/vLBjAjU72LJ1IQU2o7U8a8UbvwWCtsyBIebYG9fT4XkjGxOE+/5rxjzMyLIzGMLmM+PUkRXjyy9gT5ewmn5V7J/kiYP9xgoDMGJGjePIF5o9m9bvYuQrQaxvb1+b2RDeqRyKvav5wKkfDxm9cacpV/8PDCemEwKDSzZjPQiAX/Fysku+uwZUlTP6fynq+XFZvUwoyBtIzkPvCZml4WTyPif+BfNj2pOo/3ESucaa5b708BlBQ29gS/GfFrgwpVaEse+juqOsyFR8K0/SP3ONRyzSw/ga4/tyUzlB2BP+1Y5hbYV/OU1SGjl2uslDeD8pRGogCyJrmPCi5i0RWu3q24dGh7icQPw7wGiiTL/zH3l+ckXkRMZOf+5m6AsXM83xEfsnSKf0V6sQPrkspphO3ll+kYejpMTNDzkuyWVruZoO/RJnSx5XQHNsokXX8l6/OvADoaJK3BCF/8UIKpdr+9W+XlgB8ERblkIyir7aGthXYc6OvGDqtb8x2uXUFhJCOQgr28nifOyTtksErD6aaT1dan84twW42MGvXsbn57QoSWOHnJCLyW3Hz6dg0M/C75ksvHJxWhQARb6GCJIwB8IPAx/ulKw5zx9SvIFejDRGaVHfMCLVqdGkJuqdpC4yDJAHelo3VXvJHLBLFtfJ9UaXhHL1TdqsdPrejW80S4bXwIoxgQxCjXXnj+oNra+UEvHTexmTdBQXLhAHiOcXLJkuyIreHosqcSA7e5Mk95OeQDuXSMpFme/yfeQ+eNpCaEOFVz0EsnJL+0SxLMUzztAdNrgUWkJn8cPMseRssVPID2Ua3+jIGdRrSRE337jpQnD1IF++5/7Shm9pRrztBPoB1qB+FQLE5G38Tp4jieIImhqRhdBuu/aaji7cMx6M04FrERZ3A+6pfRWyG1aMBWYPzT5iey34xOkJ492NBuBt722uHy/IGXZdy8f8N60s71/zGcGdUNjEWVCLqc8bRhBz1m5HFNBGKF5jdUNZHJvHjs9mzCV6mSeoQFaGNyhjOjXCM8w4lGb+568lzfwtuPwOp7hUPOGH3UVWlMal+d+t9mxT+KGl7BbyAyzBVHklOySkzKGyxpCyXRlInGvKhr8+7VsBFZaaxBPJ4xcBfcWE4OrH4YgUWyjiRmQ4Zww86D9LdmXK68ChN4hPIfyP5N95uD506SkRfc679de3mpSb+f9gkSmwvsYlNIm0Fqc8JYVi25Dke3EOYL6C4qsyfTcWRJfT4UciHu8GCWocO4DL0M3mZKMVcwja8MwjzHVM1WQpWir+3Qfip4BG5vUFwbXaEXoDsFY3KQHAcX+ps22tRjV8s X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0387017e-5deb-4903-60aa-08da900f7e23 X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9185.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Sep 2022 13:55:44.4939 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: v8PR3uXcPFFxJzjX0n8zAsLfMm3P0WFAMnj6w1ZpwZAsodky5nlUdPYxh3rE+o2gIWG6dAqbEps96uCaE1Apkg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5181 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220906_065550_605995_557815AB X-CRM114-Status: GOOD ( 16.43 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org i.MX8DXL is a device targeting the automotive and industrial market segments. The chip is designed to achieve both high performance and low power consumption. It has a dual (2x) Cortex-A35 processor. This patch adds the basic support for i.MX8DXL SoC. Signed-off-by: Shenwei Wang --- .../boot/dts/freescale/imx8dxl-ss-adma.dtsi | 52 ++++ .../boot/dts/freescale/imx8dxl-ss-conn.dtsi | 142 +++++++++++ .../boot/dts/freescale/imx8dxl-ss-ddr.dtsi | 9 + .../boot/dts/freescale/imx8dxl-ss-lsio.dtsi | 74 ++++++ arch/arm64/boot/dts/freescale/imx8dxl.dtsi | 238 ++++++++++++++++++ 5 files changed, 515 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl.dtsi diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi new file mode 100644 index 000000000000..795d1d472fae --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-adma.dtsi @@ -0,0 +1,52 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +&audio_ipg_clk { + clock-frequency = <160000000>; +}; + +&dma_ipg_clk { + clock-frequency = <160000000>; +}; + +&i2c0 { + compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&i2c1 { + compatible = "fsl,imx8dxl-lpi2c", "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&i2c2 { + compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&i2c3 { + compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c"; + interrupts = ; +}; + +&lpuart0 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; + +&lpuart1 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; + +&lpuart2 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; + +&lpuart3 { + compatible = "fsl,imx8qxp-lpuart", "fsl,imx7ulp-lpuart"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi new file mode 100644 index 000000000000..69c4849f2132 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-conn.dtsi @@ -0,0 +1,142 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +/delete-node/ &enet1_lpcg; +/delete-node/ &fec2; + +&conn_subsys { + conn_enet0_root_clk: clock-conn-enet0-root { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <250000000>; + clock-output-names = "conn_enet0_root_clk"; + }; + + eqos: ethernet@5b050000 { + compatible = "nxp,imx8dxl-dwmac-eqos", "snps,dwmac-5.10a"; + reg = <0x5b050000 0x10000>; + interrupt-parent = <&gic>; + interrupts = , + ; + interrupt-names = "eth_wake_irq", "macirq"; + clocks = <&eqos_lpcg IMX_LPCG_CLK_4>, + <&eqos_lpcg IMX_LPCG_CLK_6>, + <&eqos_lpcg IMX_LPCG_CLK_0>, + <&eqos_lpcg IMX_LPCG_CLK_5>, + <&eqos_lpcg IMX_LPCG_CLK_2>; + clock-names = "stmmaceth", "pclk", "ptp_ref", "tx", "mem"; + assigned-clocks = <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>; + assigned-clock-rates = <125000000>; + power-domains = <&pd IMX_SC_R_ENET_1>; + status = "disabled"; + }; + + usbotg2: usb@5b0e0000 { + compatible = "fsl,imx8dxl-usb", "fsl,imx7ulp-usb"; + reg = <0x5b0e0000 0x200>; + interrupt-parent = <&gic>; + interrupts = ; + fsl,usbphy = <&usbphy2>; + fsl,usbmisc = <&usbmisc2 0>; + /* + * usbotg1 and usbotg2 share one clcok. + * scu firmware disables the access to the clock and keeps + * it always on in case other core (M4) uses one of these. + */ + clocks = <&clk_dummy>; + ahb-burst-config = <0x0>; + tx-burst-size-dword = <0x10>; + rx-burst-size-dword = <0x10>; + #stream-id-cells = <1>; + power-domains = <&pd IMX_SC_R_USB_1>; + status = "disabled"; + + clk_dummy: clock-dummy { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + clock-output-names = "clk_dummy"; + }; + }; + + usbmisc2: usbmisc@5b0e0200 { + #index-cells = <1>; + compatible = "fsl,imx7ulp-usbmisc"; + reg = <0x5b0e0200 0x200>; + }; + + usbphy2: usbphy@0x5b110000 { + compatible = "fsl,imx8dxl-usbphy", "fsl,imx7ulp-usbphy"; + reg = <0x5b110000 0x1000>; + clocks = <&usb2_2_lpcg IMX_LPCG_CLK_7>; + power-domains = <&pd IMX_SC_R_USB_1_PHY>; + status = "disabled"; + }; + + eqos_lpcg: clock-controller@5b240000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5b240000 0x10000>; + #clock-cells = <1>; + clocks = <&conn_enet0_root_clk>, + <&conn_axi_clk>, + <&conn_axi_clk>, + <&clk IMX_SC_R_ENET_1 IMX_SC_PM_CLK_PER>, + <&conn_ipg_clk>; + clock-indices = , , + , , + ; + clock-output-names = "eqos_ptp", + "eqos_mem_clk", + "eqos_aclk", + "eqos_clk", + "eqos_csr_clk"; + power-domains = <&pd IMX_SC_R_ENET_1>; + }; + + usb2_2_lpcg: clock-controller@5b280000 { + compatible = "fsl,imx8qxp-lpcg"; + reg = <0x5b280000 0x10000>; + #clock-cells = <1>; + clock-indices = ; + clocks = <&conn_ipg_clk>; + clock-output-names = "usboh3_2_phy_ipg_clk"; + power-domains = <&pd IMX_SC_R_USB_1_PHY>; + }; + +}; + +&enet0_lpcg { + clocks = <&conn_enet0_root_clk>, + <&conn_enet0_root_clk>, + <&conn_axi_clk>, + <&clk IMX_SC_R_ENET_0 IMX_SC_C_TXCLK>, + <&conn_ipg_clk>, + <&conn_ipg_clk>; +}; + +&fec1 { + compatible = "fsl,imx8qm-fec"; + interrupts = , + , + , + ; + assigned-clocks = <&clk IMX_SC_R_ENET_0 IMX_SC_C_CLKDIV>; + assigned-clock-rates = <125000000>; +}; + +&usdhc1 { + compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc"; + interrupts = ; +}; + +&usdhc2 { + compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc"; + interrupts = ; +}; + +&usdhc3 { + compatible = "fsl,imx8dxl-usdhc", "fsl,imx8qxp-usdhc"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi new file mode 100644 index 000000000000..550f513708d8 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi @@ -0,0 +1,9 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2020 NXP + */ + +&ddr_pmu0 { + compatible = "fsl,imx8-ddr-pmu"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi new file mode 100644 index 000000000000..815bd987b09b --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-lsio.dtsi @@ -0,0 +1,74 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +&lsio_gpio0 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio1 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio2 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio3 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio4 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio5 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio6 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_gpio7 { + compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio"; + interrupts = ; +}; + +&lsio_mu0 { + compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu1 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu2 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu3 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu4 { + compatible = "fsl,imx8-mu-scu", "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; + +&lsio_mu5 { + compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu"; + interrupts = ; +}; diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi new file mode 100644 index 000000000000..5ddbda0b4def --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi @@ -0,0 +1,238 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +#include +#include +#include +#include +#include +#include +#include + +/ { + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + + aliases { + ethernet0 = &fec1; + ethernet1 = &eqos; + gpio0 = &lsio_gpio0; + gpio1 = &lsio_gpio1; + gpio2 = &lsio_gpio2; + gpio3 = &lsio_gpio3; + gpio4 = &lsio_gpio4; + gpio5 = &lsio_gpio5; + gpio6 = &lsio_gpio6; + gpio7 = &lsio_gpio7; + mu1 = &lsio_mu1; + }; + + cpus: cpus { + #address-cells = <2>; + #size-cells = <0>; + + /* We have 1 clusters with 2 Cortex-A35 cores */ + A35_0: cpu@0 { + device_type = "cpu"; + compatible = "arm,cortex-a35"; + reg = <0x0 0x0>; + enable-method = "psci"; + next-level-cache = <&A35_L2>; + clocks = <&clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU>; + #cooling-cells = <2>; + operating-points-v2 = <&a35_opp_table>; + }; + + A35_1: cpu@1 { + device_type = "cpu"; + compatible = "arm,cortex-a35"; + reg = <0x0 0x1>; + enable-method = "psci"; + next-level-cache = <&A35_L2>; + clocks = <&clk IMX_SC_R_A35 IMX_SC_PM_CLK_CPU>; + #cooling-cells = <2>; + operating-points-v2 = <&a35_opp_table>; + }; + + A35_L2: l2-cache0 { + compatible = "cache"; + }; + }; + + a35_opp_table: opp-table { + compatible = "operating-points-v2"; + opp-shared; + + opp-900000000 { + opp-hz = /bits/ 64 <900000000>; + opp-microvolt = <1000000>; + clock-latency-ns = <150000>; + }; + + opp-1200000000 { + opp-hz = /bits/ 64 <1200000000>; + opp-microvolt = <1100000>; + clock-latency-ns = <150000>; + opp-suspend; + }; + }; + + gic: interrupt-controller@51a00000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x51a00000 0 0x10000>, /* GIC Dist */ + <0x0 0x51b00000 0 0xc0000>; /* GICR (RD_base + SGI_base) */ + #interrupt-cells = <3>; + interrupt-controller; + interrupts = ; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + dsp_reserved: dsp@92400000 { + reg = <0 0x92400000 0 0x2000000>; + no-map; + }; + }; + + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + system-controller { + compatible = "fsl,imx-scu"; + mbox-names = "tx0", + "rx0", + "gip3"; + mboxes = <&lsio_mu1 0 0 + &lsio_mu1 1 0 + &lsio_mu1 3 3>; + + pd: power-controller { + compatible = "fsl,scu-pd"; + #power-domain-cells = <1>; + wakeup-irq = <160 163 235 236 237 228 229 230 231 238 + 239 240 166 169>; + }; + + clk: clock-controller { + compatible = "fsl,imx8dxl-clk", "fsl,scu-clk"; + #clock-cells = <2>; + clocks = <&xtal32k &xtal24m>; + clock-names = "xtal_32KHz", "xtal_24Mhz"; + }; + + iomuxc: pinctrl { + compatible = "fsl,imx8dxl-iomuxc"; + }; + + ocotp: ocotp { + compatible = "fsl,imx8qxp-scu-ocotp"; + #address-cells = <1>; + #size-cells = <1>; + + fec_mac0: mac@2c4 { + reg = <0x2c4 6>; + }; + + fec_mac1: mac@2c6 { + reg = <0x2c6 6>; + }; + }; + + rtc: rtc { + compatible = "fsl,imx8qxp-sc-rtc"; + }; + + sc_pwrkey: keys { + compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key"; + linux,keycode = ; + wakeup-source; + }; + + watchdog { + compatible = "fsl,imx-sc-wdt"; + timeout-sec = <60>; + }; + + tsens: thermal-sensor { + compatible = "fsl,imx-sc-thermal"; + #thermal-sensor-cells = <1>; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts = , /* Physical Secure */ + , /* Physical Non-Secure */ + , /* Virtual */ + ; /* Hypervisor */ + }; + + thermal_zones: thermal-zones { + cpu-thermal0 { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&tsens IMX_SC_R_SYSTEM>; + + trips { + cpu_alert0: trip0 { + temperature = <107000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu_crit0: trip1 { + temperature = <127000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&cpu_alert0>; + cooling-device = + <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; + }; + + /* The two values below cannot be changed by the board */ + xtal32k: clock-xtal32k { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <32768>; + clock-output-names = "xtal_32KHz"; + }; + + xtal24m: clock-xtal24m { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <24000000>; + clock-output-names = "xtal_24MHz"; + }; + + /* sorted in register address */ + #include "imx8-ss-adma.dtsi" + #include "imx8-ss-conn.dtsi" + #include "imx8-ss-ddr.dtsi" + #include "imx8-ss-lsio.dtsi" +}; + +#include "imx8dxl-ss-adma.dtsi" +#include "imx8dxl-ss-conn.dtsi" +#include "imx8dxl-ss-lsio.dtsi" +#include "imx8dxl-ss-ddr.dtsi" From patchwork Tue Sep 6 13:53:45 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shenwei Wang X-Patchwork-Id: 12967652 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 56AB7ECAAD5 for ; Tue, 6 Sep 2022 14:42:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=pvaK5vQAFSDjKYcVQqO/wbdt8T4b3ND/qYn3liUJ3EE=; b=WmASOQobX3EtkY sNrI98t42WI2ETJY2+9UFQVw5WHy3uO0zvicmnoIl9sUu2tgKi19SCJ8ftwRXbtDrF/eAr0C3KANm pAv6ga+XK2ZeJp5vnnwqbu0cSGt/IQzCsEnLsSPJRgiVdpaXGY42rZ4yt1vjGDp+laTtvXASexp18 VaiUvHorrklZEikTM2zkph33l+bF3IajdyLIYgOY1ALqQBpS2b6gN0/yHKO323x/dqZtt9PZhYsQ6 ZcvRx9ATovkVecnvQ8yNzRB29z8+M0Kr9lSKYLxpR7gBPz2bb+ne1GV5A76CCOlw94KB84mk/FEh0 NeIVImXSCJeAtgh5Azlg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZkU-00EOHu-D2; Tue, 06 Sep 2022 14:40:24 +0000 Received: from mail-dbaeur03on2084.outbound.protection.outlook.com ([40.107.104.84] helo=EUR03-DBA-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1oVZ3R-00E3O7-A0 for linux-arm-kernel@lists.infradead.org; Tue, 06 Sep 2022 13:55:55 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SKU/8zEjYe2X+iCHA0e/ClcuxygFcnRY3sYM9mmSnhV9pJyg1XEGD2i8CHlqZL0RHGQfdPEzDwaQfWiY1kUKNUMggZBPa9uYayWjHzuaDkAyU6zwxFJLPhhhYu2nwLIXRt0YdGb9+A/CFUFLNzhWT92aZGfEjGwzSFTojcR3gxPnoPiYy5z0Wsjf60iq1Pv01dz9gApaWRMi0AbLkgToXAIEzIDNYgU1rSZkgm1NlGMXCcwF4D92og0CgYW3PmzOJbW8wevPjFLr36fv9iSG80lh4Q/WyNoTDJoFHWQhhFaCdV8jIRIzLkOwsfpK2j52F+o3eZkdh991rK94yNGD+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SPNERYjPGhAdjhyZDco9ML7IVxH2tLGiq4SPkPsDxso=; b=hm1e3k0Q1tmpcIoZb7DcHZ+znmNXH1Hx5iNrjcHRh/TLlkh2ot72+W3jBV8T4t6kJEn7SvH1nDq76Dia9akKNfMUaAjOCTCdriEUe89nvnsglbYVWa07Rh6mfAlORYsKR/hHRU8fJxcymt/60ACpYx75ETDZEOdHzTy3ZxHBKpAEck72EfknOrqGYTkI7GArOslBYk0ZFIq4hcbQqkaPyD10BVV0hjhEXv+dtBpEPfS76FMMfoGHkYug/vSKg+vrVYPy9BVpxl1qxwB4oPcdSdquSdTlHTH36H/rPx18j9VB2M0OLWzaUNuQS/7KmaNxMwcqUyCGnmpwAceL8daf1A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SPNERYjPGhAdjhyZDco9ML7IVxH2tLGiq4SPkPsDxso=; b=ISdssUAAOJPtn5U//5niSHqopSYN2sL5KNoxeFlKCeDAG1y1F0S9/DP9EgSEXk7UE8uPw4W4vnZXqUseEO4G2/e93Tf9HOWmNkO4GXCb3EW0zlyPOlbN3PwOQoo9g0+EmZTSI1Fbr4qUD5Xj+B6v/di15NIhMLrv/YaxBGV3wSs= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) by VI1PR04MB5181.eurprd04.prod.outlook.com (2603:10a6:803:62::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5612.12; Tue, 6 Sep 2022 13:55:51 +0000 Received: from PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962]) by PAXPR04MB9185.eurprd04.prod.outlook.com ([fe80::b152:60ce:3622:7962%4]) with mapi id 15.20.5566.021; Tue, 6 Sep 2022 13:55:51 +0000 From: Shenwei Wang To: Rob Herring , Sascha Hauer , Fabio Estevam , Denys Drozdov Cc: Krzysztof Kozlowski , Shawn Guo , Pengutronix Kernel Team , NXP Linux Team , Marcel Ziswiler , Alexander Stein , Marek Vasut , Max Krummenacher , Matthias Schiffer , Tim Harvey , Vladimir Oltean , Peng Fan , Alex Marginean , Reinhold Mueller , Shenwei Wang , Viorel Suman , Abel Vesa , Ming Qian , Li Yang , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, imx@lists.linux.dev Subject: [PATCH v7 5/5] arm64: dts: freescale: add support for i.MX8DXL EVK board Date: Tue, 6 Sep 2022 08:53:45 -0500 Message-Id: <20220906135345.38345-9-shenwei.wang@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220906135345.38345-1-shenwei.wang@nxp.com> References: <20220906135345.38345-1-shenwei.wang@nxp.com> X-ClientProxiedBy: BY5PR04CA0008.namprd04.prod.outlook.com (2603:10b6:a03:1d0::18) To PAXPR04MB9185.eurprd04.prod.outlook.com (2603:10a6:102:231::11) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 72ce3571-a959-4fae-18ab-08da900f823d X-MS-TrafficTypeDiagnostic: VI1PR04MB5181:EE_ X-LD-Processed: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: BQwptIpc+qVxwEJnJwMhu6pvsFmLTTcY/Nwi8LboZIyq8r99QNzUUJ81LhAx+8kK1hVPf2l+9UL6ARL6/u4hYcV0+tqYxuAr/dfe1eb/YtKIPefTQbjBzpGNd2ZxuSWg0Hqr4UwxU7uXaaGfKwvnE+RAfqnleVSDu9xPOLCGyWg7VyEe8SGjGqGtWVupQM5sezg9ABdUb/zD1LFH9AtV++LEJ6azEba4hGbnuj7j2Jhx37TV1AMtGeZyLnO3O3a+r8//ySS3NRReZ9Oh91DEkVukP5IeVaNy5B/kYvkqoIFdLI6HbDGCBOsA/ztp6Y5RDuehPAvCjY+D79ANCXF6m7tzVzRsXDzw2puPM3no9fbx8LbcTHCcwSLFZfjSRnZWf5CcLcm9wSqt4ck8W/B+qzEXh+c7rtJ9BZyusJxMmWDHJKEkNtrFlP7Nx57Nnck1pe2NI4skDezuo9glFdNQwsmjwjZEQxckm6CjUrma4OQ+EScXRAYOJY19SNbTo0Jn07szBlTFQLq4CmtFUeHuAIC341YKgym4NuQTwRCatoxmmc2dlaEaVIpqh1jYvbft8pgeP3Aso2MSctPgQxyb6Y+rNRAgm0DDKoNQPXtrCOiOQzXRLgRBNx4vOYNf3Y1pE/gxwwMayboQT85DXA7M6cJLzWjpP32zDPpwBKUZ4SCWssk68nJaC4SwvQvp1fzp4itgbhKquj16jKUr37uD4zMNeBhDq5CIR47HU0uSEAoJmPy49e1PzW4j0xG22mDlAs6e3ojVip0BuU16kmYZGEGIPoWIxpSabSGwFj+RoqlzJiXxbRcgdJT+waFdIZTi X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR04MB9185.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230016)(4636009)(376002)(346002)(39860400002)(136003)(366004)(396003)(8676002)(4326008)(66476007)(2906002)(66556008)(66946007)(30864003)(44832011)(2616005)(1076003)(83380400001)(7416002)(8936002)(36756003)(38100700002)(5660300002)(38350700002)(54906003)(110136005)(316002)(41300700001)(52116002)(6486002)(478600001)(6506007)(6512007)(6666004)(55236004)(26005)(186003)(86362001)(473944003)(414714003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: MUJvc7Ahlb0nBCqlhQG9V0UpwN+aIp/iRkAXrvk6+4EjV7GoiFWM47QS47L0MaiHHPzoV65nFGjxWVx3LwFAzSIKQDbCR+GvE2Im39Iou+ZTEv2uikahIdA9yHQ97ceFcJ1HXfmiGTRTxogRtYujVTp8hfqJ7k6Oh2CDtOvji7iKZogCHrzfMMKXzcsqPORjHmqM5b8gcs7WSX2/+p3+JbU9j4xAkJFekh+/oY1wklUPIpHV9ns/wJ4EfSKP3qdjLyC8EYdBijrqw4egVzJu31qPWzqi3EQpLgd3OR0Yl4zDyP6mFs7c+Dn16vQlygESYfDScjVe4WTDGh3o/D7+0Bie3IgjIBl2AYexHUsXBBSYZXdvyCmX8d2gIcWYVcO2tauMxQTHTar95GGk2N9YQ616QObgy4AxSnPpeZNkpT5r7ZPQaEy6dLcpW8LkxAiDm8u7xnzjhCH7meS/T0EZdg40GxmJ0gy3X8zBeQX2jhq5j064uTvIYV2OBqhr+5qCKjAZmPe2Xf+CRQhMAlUWEX4on8GtvOC5UspjDurru6aKDN0e1+QDnetuhhGyHcH6xme78k9KKHyfdSCcddJc3kQksfbS6Um/D0+Mosr0dtq0X6Gl+nQNWkz8TtfpTh5lCFXB8eMx/fukiLPueWIp74tUQOaXROl4kF3PE2hKI3+m2wIzfJaKRsrp+T/7RQ5DJAJ5i+mhMMwGDVP1QktoVyBd7CO/NIprHV0LtUM17XHA++7ETgQsi+EfOw46rzehrXyK+LNPy8lErXpnPAcVRdSNYcUXj3ogea28x1Y2jxHzaH3oT4kKzaXxIs4CU80NisAAG4ZtIjMc34tvRRD1jJ5SukiJykO4f3K1DOAvViF3/1/Vn5E5TdspiORi1ue7ohb2X/kyd6c/cwO+ZfMkn0InYTWuNurloncElIyG9vDX4KawUuoDPAGX7xt0+PxM56IPgVOARjVSBhhQ0p8kpMvtNjYe4VgindNGJ/ZkZXpvLkM7oszxZCKiTMSn/V3taTPZD83OC0u02BYD+DokH+TOAdp9+yfPys29o5kQ8nkp2eopaisZA8AYJWxoRuYRdgO2J6hRS4InPrsRV3YnVnNO8WxAoWC4r10vb33x4Ho6DWmGgxGySZDmm+cCEBbxbx6GwCZh2FCt5y37j4vqfIsKatRRT7arS0mIQeDBjH8AIedGrWUOSb13gIKGv+EkA5pZns7ahe5lVDZSbcCtvcraKCg0Ewd1QAzYqT411ovkjBfktLCtmGLiIbKRa6irmSlFdFY89q5mwPb0Ua7U9TWUTcbWsAFKzluRR2nxrVkmvZwx8z9lZc45DnKhrtPm37JT9x+Cy20TZiIipRnfFu9833MiHmADSQCbGYWz38lAkCcLd9fnx5n7Zb6WQykQ/EYTGqzSGcAPDgDNkK5I+ltTBreRLAyL5MyApphAdUvn3aYc6YMs1CJZMC92xL9ZV0tdSXf4vM4j+GF2v5rMDRL/n80jwQqxxqcKLVyMTpxmryjOvXjTzcYlKxsNptuWhwjb8fhU96c+6b0kEUpvogQHPjJvh+w2aHdetkJh/9CYbtMnwjf5gKPV/WFAxscz X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 72ce3571-a959-4fae-18ab-08da900f823d X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9185.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Sep 2022 13:55:51.4040 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: NQ2R2UGfzfQ1y2ONGYh6vB3cp/cAS5wJInJKh+lp9SKn7oJeJEXKfjNZU5eepBZBvsfngEFyBD7vp6rIQfmpbg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5181 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20220906_065553_379923_42696FB4 X-CRM114-Status: GOOD ( 17.42 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This is to support the EVK (Evaluation Kit Board) for the i.MX8DXL. The patch has enabled the serial console, SD/EMMC interface, and the eqos and fec ethernet network. Signed-off-by: Shenwei Wang --- arch/arm64/boot/dts/freescale/Makefile | 1 + arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 426 ++++++++++++++++++ 2 files changed, 427 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-evk.dts diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index 8bf7f7ecebaa..2741205efe84 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -48,6 +48,7 @@ dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1028a-qds-85bb.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1028a-qds-899b.dtb dtb-$(CONFIG_ARCH_LAYERSCAPE) += fsl-ls1028a-qds-9999.dtb +dtb-$(CONFIG_ARCH_MXC) += imx8dxl-evk.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-beacon-kit.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-data-modul-edm-sbc.dtb dtb-$(CONFIG_ARCH_MXC) += imx8mm-ddr4-evk.dtb diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts new file mode 100644 index 000000000000..868c75945af3 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts @@ -0,0 +1,426 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019~2020, 2022 NXP + */ + +/dts-v1/; + +#include "imx8dxl.dtsi" + +/ { + model = "Freescale i.MX8DXL EVK"; + compatible = "fsl,imx8dxl-evk", "fsl,imx8dxl"; + + aliases { + i2c2 = &i2c2; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + serial0 = &lpuart0; + }; + + chosen { + stdout-path = &lpuart0; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x00000000 0x80000000 0 0x40000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + /* + * Memory reserved for optee usage. Please do not use. + * This will be automatically added to dtb if OP-TEE is installed. + * optee@96000000 { + * reg = <0 0x96000000 0 0x2000000>; + * no-map; + * }; + */ + + /* global autoconfigured region for contiguous allocations */ + linux,cma { + compatible = "shared-dma-pool"; + reusable; + size = <0 0x14000000>; + alloc-ranges = <0 0x98000000 0 0x14000000>; + linux,cma-default; + }; + }; + + mux3_en: regulator-0 { + compatible = "regulator-fixed"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "mux3_en"; + gpio = <&pca6416_2 8 GPIO_ACTIVE_LOW>; + regulator-always-on; + }; + + reg_fec1_sel: regulator-1 { + compatible = "regulator-fixed"; + regulator-name = "fec1_supply"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&pca6416_1 11 GPIO_ACTIVE_HIGH>; + regulator-always-on; + status = "disabled"; + }; + + reg_fec1_io: regulator-2 { + compatible = "regulator-fixed"; + regulator-name = "fec1_io_supply"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + gpio = <&max7322 0 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + status = "disabled"; + }; + + reg_usdhc2_vmmc: regulator-3 { + compatible = "regulator-fixed"; + regulator-name = "SD1_SPWR"; + regulator-min-microvolt = <3000000>; + regulator-max-microvolt = <3000000>; + gpio = <&lsio_gpio4 30 GPIO_ACTIVE_HIGH>; + enable-active-high; + off-on-delay-us = <3480>; + }; +}; + +&eqos { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_eqos>; + phy-mode = "rgmii-id"; + phy-handle = <ðphy0>; + nvmem-cells = <&fec_mac1>; + nvmem-cell-names = "mac-address"; + snps,reset-gpios = <&pca6416_1 2 GPIO_ACTIVE_LOW>; + snps,reset-delays-us = <10 20 200000>; + status = "okay"; + + mdio { + compatible = "snps,dwmac-mdio"; + #address-cells = <1>; + #size-cells = <0>; + + ethphy0: ethernet-phy@0 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <0>; + eee-broken-1000t; + qca,disable-smarteee; + vddio-supply = <&vddio0>; + + vddio0: vddio-regulator { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; + }; + }; +}; + +/* + * fec1 shares the some PINs with usdhc2. + * by default usdhc2 is enabled in this dts. + * Please disable usdhc2 to enable fec1 + */ +&fec1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_fec1>; + phy-mode = "rgmii-txid"; + phy-handle = <ðphy1>; + fsl,magic-packet; + rx-internal-delay-ps = <2000>; + nvmem-cells = <&fec_mac0>; + nvmem-cell-names = "mac-address"; + status = "disabled"; + + mdio { + #address-cells = <1>; + #size-cells = <0>; + + ethphy1: ethernet-phy@1 { + compatible = "ethernet-phy-ieee802.3-c22"; + reg = <1>; + reset-gpios = <&pca6416_1 0 GPIO_ACTIVE_LOW>; + reset-assert-us = <10000>; + qca,disable-smarteee; + vddio-supply = <&vddio1>; + + vddio1: vddio-regulator { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + }; + }; + }; +}; + +&i2c2 { + #address-cells = <1>; + #size-cells = <0>; + clock-frequency = <100000>; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_i2c2>; + status = "okay"; + + pca6416_1: gpio@20 { + compatible = "ti,tca6416"; + reg = <0x20>; + gpio-controller; + #gpio-cells = <2>; + }; + + pca6416_2: gpio@21 { + compatible = "ti,tca6416"; + reg = <0x21>; + gpio-controller; + #gpio-cells = <2>; + }; + + pca9548_1: i2c-mux@70 { + compatible = "nxp,pca9548"; + #address-cells = <1>; + #size-cells = <0>; + reg = <0x70>; + + i2c@0 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x0>; + + max7322: gpio@68 { + compatible = "maxim,max7322"; + reg = <0x68>; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + }; + + i2c@4 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x4>; + }; + + i2c@5 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x5>; + }; + + i2c@6 { + #address-cells = <1>; + #size-cells = <0>; + reg = <0x6>; + }; + }; +}; + +&lpuart0 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lpuart0>; + status = "okay"; +}; + +&lsio_gpio4 { + status = "okay"; +}; + +&lsio_gpio5 { + status = "okay"; +}; + +&thermal_zones { + pmic-thermal0 { + polling-delay-passive = <250>; + polling-delay = <2000>; + thermal-sensors = <&tsens IMX_SC_R_PMIC_0>; + + trips { + pmic_alert0: trip0 { + temperature = <110000>; + hysteresis = <2000>; + type = "passive"; + }; + + pmic_crit0: trip1 { + temperature = <125000>; + hysteresis = <2000>; + type = "critical"; + }; + }; + + cooling-maps { + map0 { + trip = <&pmic_alert0>; + cooling-device = + <&A35_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>, + <&A35_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + }; + }; + }; +}; + +&usdhc1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc1>; + bus-width = <8>; + no-sd; + no-sdio; + non-removable; + status = "okay"; +}; + +&usdhc2 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + bus-width = <4>; + vmmc-supply = <®_usdhc2_vmmc>; + cd-gpios = <&lsio_gpio5 1 GPIO_ACTIVE_LOW>; + wp-gpios = <&lsio_gpio5 0 GPIO_ACTIVE_HIGH>; + status = "okay"; +}; + +&iomuxc { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_hog>; + + pinctrl_hog: hoggrp { + fsl,pins = < + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB_PAD 0x000514a0 + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK_PAD 0x000014a0 + IMX8DXL_SPI3_CS0_ADMA_ACM_MCLK_OUT1 0x0600004c + IMX8DXL_SNVS_TAMPER_OUT1_LSIO_GPIO2_IO05_IN 0x0600004c + >; + }; + + pinctrl_usbotg1: usbotg1grp { + fsl,pins = < + IMX8DXL_USB_SS3_TC0_CONN_USB_OTG1_PWR 0x00000021 + >; + }; + + pinctrl_usbotg2: usbotg2grp { + fsl,pins = < + IMX8DXL_USB_SS3_TC1_CONN_USB_OTG2_PWR 0x00000021 + >; + }; + + pinctrl_eqos: eqosgrp { + fsl,pins = < + IMX8DXL_ENET0_MDC_CONN_EQOS_MDC 0x06000020 + IMX8DXL_ENET0_MDIO_CONN_EQOS_MDIO 0x06000020 + IMX8DXL_ENET1_RGMII_RXC_CONN_EQOS_RGMII_RXC 0x06000020 + IMX8DXL_ENET1_RGMII_RXD0_CONN_EQOS_RGMII_RXD0 0x06000020 + IMX8DXL_ENET1_RGMII_RXD1_CONN_EQOS_RGMII_RXD1 0x06000020 + IMX8DXL_ENET1_RGMII_RXD2_CONN_EQOS_RGMII_RXD2 0x06000020 + IMX8DXL_ENET1_RGMII_RXD3_CONN_EQOS_RGMII_RXD3 0x06000020 + IMX8DXL_ENET1_RGMII_RX_CTL_CONN_EQOS_RGMII_RX_CTL 0x06000020 + IMX8DXL_ENET1_RGMII_TXC_CONN_EQOS_RGMII_TXC 0x06000020 + IMX8DXL_ENET1_RGMII_TXD0_CONN_EQOS_RGMII_TXD0 0x06000020 + IMX8DXL_ENET1_RGMII_TXD1_CONN_EQOS_RGMII_TXD1 0x06000020 + IMX8DXL_ENET1_RGMII_TXD2_CONN_EQOS_RGMII_TXD2 0x06000020 + IMX8DXL_ENET1_RGMII_TXD3_CONN_EQOS_RGMII_TXD3 0x06000020 + IMX8DXL_ENET1_RGMII_TX_CTL_CONN_EQOS_RGMII_TX_CTL 0x06000020 + >; + }; + + pinctrl_fec1: fec1grp { + fsl,pins = < + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0_PAD 0x000014a0 + IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1_PAD 0x000014a0 + IMX8DXL_ENET0_MDC_CONN_ENET0_MDC 0x06000020 + IMX8DXL_ENET0_MDIO_CONN_ENET0_MDIO 0x06000020 + IMX8DXL_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC 0x00000060 + IMX8DXL_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0 0x00000060 + IMX8DXL_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1 0x00000060 + IMX8DXL_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2 0x00000060 + IMX8DXL_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3 0x00000060 + IMX8DXL_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL 0x00000060 + IMX8DXL_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC 0x00000060 + IMX8DXL_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0 0x00000060 + IMX8DXL_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1 0x00000060 + IMX8DXL_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2 0x00000060 + IMX8DXL_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3 0x00000060 + IMX8DXL_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL 0x00000060 + >; + }; + + pinctrl_lpspi3: lpspi3grp { + fsl,pins = < + IMX8DXL_SPI3_SCK_ADMA_SPI3_SCK 0x6000040 + IMX8DXL_SPI3_SDO_ADMA_SPI3_SDO 0x6000040 + IMX8DXL_SPI3_SDI_ADMA_SPI3_SDI 0x6000040 + IMX8DXL_SPI3_CS1_ADMA_SPI3_CS1 0x6000040 + >; + }; + + pinctrl_i2c2: i2c2grp { + fsl,pins = < + IMX8DXL_SPI1_SCK_ADMA_I2C2_SDA 0x06000021 + IMX8DXL_SPI1_SDO_ADMA_I2C2_SCL 0x06000021 + >; + }; + + pinctrl_cm40_lpuart: cm40lpuartgrp { + fsl,pins = < + IMX8DXL_ADC_IN2_M40_UART0_RX 0x06000020 + IMX8DXL_ADC_IN3_M40_UART0_TX 0x06000020 + >; + }; + + pinctrl_i2c3: i2c3grp { + fsl,pins = < + IMX8DXL_SPI1_CS0_ADMA_I2C3_SDA 0x06000021 + IMX8DXL_SPI1_SDI_ADMA_I2C3_SCL 0x06000021 + >; + }; + + pinctrl_lpuart0: lpuart0grp { + fsl,pins = < + IMX8DXL_UART0_RX_ADMA_UART0_RX 0x06000020 + IMX8DXL_UART0_TX_ADMA_UART0_TX 0x06000020 + >; + }; + + pinctrl_usdhc1: usdhc1grp { + fsl,pins = < + IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK 0x06000041 + IMX8DXL_EMMC0_CMD_CONN_EMMC0_CMD 0x00000021 + IMX8DXL_EMMC0_DATA0_CONN_EMMC0_DATA0 0x00000021 + IMX8DXL_EMMC0_DATA1_CONN_EMMC0_DATA1 0x00000021 + IMX8DXL_EMMC0_DATA2_CONN_EMMC0_DATA2 0x00000021 + IMX8DXL_EMMC0_DATA3_CONN_EMMC0_DATA3 0x00000021 + IMX8DXL_EMMC0_DATA4_CONN_EMMC0_DATA4 0x00000021 + IMX8DXL_EMMC0_DATA5_CONN_EMMC0_DATA5 0x00000021 + IMX8DXL_EMMC0_DATA6_CONN_EMMC0_DATA6 0x00000021 + IMX8DXL_EMMC0_DATA7_CONN_EMMC0_DATA7 0x00000021 + IMX8DXL_EMMC0_STROBE_CONN_EMMC0_STROBE 0x00000041 + >; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + fsl,pins = < + IMX8DXL_ENET0_RGMII_TX_CTL_LSIO_GPIO4_IO30 0x00000040 /* RESET_B */ + IMX8DXL_ENET0_RGMII_TXD1_LSIO_GPIO5_IO00 0x00000021 /* WP */ + IMX8DXL_ENET0_RGMII_TXD2_LSIO_GPIO5_IO01 0x00000021 /* CD */ + >; + }; + + pinctrl_usdhc2: usdhc2grp { + fsl,pins = < + IMX8DXL_ENET0_RGMII_RXC_CONN_USDHC1_CLK 0x06000041 + IMX8DXL_ENET0_RGMII_RX_CTL_CONN_USDHC1_CMD 0x00000021 + IMX8DXL_ENET0_RGMII_RXD0_CONN_USDHC1_DATA0 0x00000021 + IMX8DXL_ENET0_RGMII_RXD1_CONN_USDHC1_DATA1 0x00000021 + IMX8DXL_ENET0_RGMII_RXD2_CONN_USDHC1_DATA2 0x00000021 + IMX8DXL_ENET0_RGMII_RXD3_CONN_USDHC1_DATA3 0x00000021 + IMX8DXL_ENET0_RGMII_TXD0_CONN_USDHC1_VSELECT 0x00000021 + >; + }; +};