From patchwork Fri Oct 28 16:59:15 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024088 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 326E4FA3742 for ; Fri, 28 Oct 2022 17:00:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230409AbiJ1RAI (ORCPT ); Fri, 28 Oct 2022 13:00:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42226 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230452AbiJ1Q75 (ORCPT ); Fri, 28 Oct 2022 12:59:57 -0400 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 71092E0A6; Fri, 28 Oct 2022 09:59:32 -0700 (PDT) Received: by mail-wr1-x429.google.com with SMTP id g12so7394590wrs.10; Fri, 28 Oct 2022 09:59:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6Ku5lF3CTU+uK+oU1JYQf2lS5QXHn/wjM4We6ht5jRA=; b=HWshL2JJrihm1Gcnitlj9oBwqZbG7dBrNPu2swm/BttlGesn2PbwoludpIRmUqu/c2 u+0/lEsEtreics+jk1lNEkNPjhSw5mGVmG2QSDOHoxlSEz0ifhRdpu4uWhF+MEkjtmq/ 04vDzTVzawaOTdfjoJuDrVR2oY9jHtBU3HBPCDwVkjFC3f8Dxqhpj0AVZSQU5GfS4j5R FPi6r3ZTA9vXDzWqsawkQMZ7ubdJBKiAP11uCgLSxDvzd4O99NaZaFOPers0C0iGlf8U m0ETAFo43FIj0Cp/iqz/bCurJahrqxEnLcpf7SlMoVldil5UWxZPIp1Cv89lOrUMzzPF HBEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6Ku5lF3CTU+uK+oU1JYQf2lS5QXHn/wjM4We6ht5jRA=; b=pOtnPTlLkvFr7jhG5pChVdJtW4PmxOyJY7L4vQL8loI6SKo03hbtJJjSZq2LzDtGpL 0R4odJnB2/i55yvmpujwnqxsLt8jaHg+CiSjFshE/aU6X8ad5Igt2V3m/9AfpSDos0rM MwIORcNmbun6xSbEgPJPwH4w6sGSfzEG0BxIUyaiitY3fjNrhG7FQhrFikpIFKnfRlby 6zz6H9kX9tQGjWMlqQWuhH3KGCjV+ZNITNckFg7egRPC87q4cptiJt01YIT/wjoW1m+o aatHpXf/MqbqjJyOFRa8DpPudjawnMoawh1fzuxhbCBKUZG0ce/THpa0ncVyElY2HuA5 BnSw== X-Gm-Message-State: ACrzQf1qfzPJ9E0ishFcUoZDPeFMYSNcP61fROXMAtPAIvOJ3+Jv65Ks ugrBF49Fi+upqcNQDfYuDGk= X-Google-Smtp-Source: AMsMyM7YfKk37OhTqU4Uwb40+Crqw2aD9y6NIgO4b4+pbNGOImXNB90OVt2tI03m3Zvh2mLQC+OLRw== X-Received: by 2002:adf:aa8d:0:b0:236:588f:71f with SMTP id h13-20020adfaa8d000000b00236588f071fmr170388wrc.205.1666976371539; Fri, 28 Oct 2022 09:59:31 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:30 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar , Krzysztof Kozlowski Subject: [PATCH v5 1/7] dt-bindings: riscv: Sort the CPU core list alphabetically Date: Fri, 28 Oct 2022 17:59:15 +0100 Message-Id: <20221028165921.94487-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar Sort the CPU cores list alphabetically for maintenance. Signed-off-by: Lad Prabhakar Reviewed-by: Krzysztof Kozlowski Reviewed-by: Geert Uytterhoeven Reviewed-by: Heiko Stuebner Reviewed-by: Conor Dooley Reviewed-by: Guo Ren --- v4 -> v5 * Included RB tag from Conor v3 -> v4 * Included RB tag from Heiko v2 -> v3 * Included RB tag from Geert v1 -> v2 * Included RB tag from Krzysztof --- Documentation/devicetree/bindings/riscv/cpus.yaml | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index 90a7cabf58fe..ae7963e99225 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -28,17 +28,17 @@ properties: oneOf: - items: - enum: - - sifive,rocket0 + - canaan,k210 - sifive,bullet0 - sifive,e5 - sifive,e7 - sifive,e71 - - sifive,u74-mc - - sifive,u54 - - sifive,u74 + - sifive,rocket0 - sifive,u5 + - sifive,u54 - sifive,u7 - - canaan,k210 + - sifive,u74 + - sifive,u74-mc - const: riscv - items: - enum: From patchwork Fri Oct 28 16:59:16 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024087 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 88269ECAAA1 for ; Fri, 28 Oct 2022 17:00:09 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230501AbiJ1RAH (ORCPT ); Fri, 28 Oct 2022 13:00:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43250 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230450AbiJ1Q75 (ORCPT ); Fri, 28 Oct 2022 12:59:57 -0400 Received: from mail-wr1-x433.google.com (mail-wr1-x433.google.com [IPv6:2a00:1450:4864:20::433]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 70DC6DF2B; Fri, 28 Oct 2022 09:59:34 -0700 (PDT) Received: by mail-wr1-x433.google.com with SMTP id bk15so7375664wrb.13; Fri, 28 Oct 2022 09:59:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=s2faLQwm60FIW0toXle/b/I/Kg1QLaRnJK5/efYQgUQ=; b=mUHskhk/+kptO7vf7dtbknF4GguKne5ReUOG951HWBB8Nsxp2aqV8MDQNgsmGiR52E gcXnNF+2EZehSF9RLcEMz+8whS3F8lyRFeGxHcK1Fsi66C5hYFb6fvs+On0glS9FpuB6 MxH/13MnbmUT1NfzYKE4H5FlAS/oqaFxy+GCfRCrsm0/LZkz52v7Q5C4Z5cbJi29VPx+ 0dhPe6341MzHwtAiAZjUvUdLMi3kJZYlv6qNBQTiXi2+YKHyQC75ZNHkFuePSehvxGGH Anrz3xn9A8NltaVPLX+QpHtfWrrgiMMR7hgHVTIbU+Rtic9Ad87EFkFN1r9o2/l0YCI5 jJVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=s2faLQwm60FIW0toXle/b/I/Kg1QLaRnJK5/efYQgUQ=; b=lX6+VHi/5jTQrGhmJVJd7HJxQzbeY/FJgFKyHWM8BRXwcinGfFXHlo6J7/0GFwRujM irNIazHTq9aQtnGT2rmoodH4jShdiFJgFLdmtympWYKpy/nZS9+XDY4Y3PSMfxRtMFmK EBg75sGzlrvsVO8Gd0Mt/HzR653ekDvt1POpayyP1LfE7inrgrRVlm9Jw8wOQR0t9jZG QVx65kmsCQLAYYZLqOuQBqt2+/R65gsdCZS5ifvCUFtxJcRjnLpI4YRhTiEYhkuLrLMo ymo0ysSYeRIgzvrcCWCcngLYfdTSGQwk8CzphcTRWlkIg/Tue/m7axHwuSDxY/hJgpNA 40pw== X-Gm-Message-State: ACrzQf1zvedXSsN9SCWaa7i/g7OdlFIS9Arg7Os011n9z9cc56LHSkVY l0cTz6gcXR0gu5w+F96jtdY= X-Google-Smtp-Source: AMsMyM7CC1AUvx0qZrPxkaEOBsaPe9FrMvFnvaaCKY9Uma8oYLgdhitk09PvFAVPyJtPLYrNV3tu7g== X-Received: by 2002:a5d:6da9:0:b0:22e:53bd:31c1 with SMTP id u9-20020a5d6da9000000b0022e53bd31c1mr211356wrs.358.1666976372812; Fri, 28 Oct 2022 09:59:32 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:32 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar , Krzysztof Kozlowski Subject: [PATCH v5 2/7] dt-bindings: riscv: Add Andes AX45MP core to the list Date: Fri, 28 Oct 2022 17:59:16 +0100 Message-Id: <20221028165921.94487-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar The Renesas RZ/Five microprocessor includes a RISC-V CPU Core (AX45MP Single) from Andes. In preparation to add support for RZ/Five SoC add the Andes AX45MP core to the list. More details about Andes AX45MP core can be found here: [0] http://www.andestech.com/en/products-solutions/andescore-processors/riscv-ax45mp/ Signed-off-by: Lad Prabhakar Acked-by: Krzysztof Kozlowski Reviewed-by: Geert Uytterhoeven Reviewed-by: Conor Dooley Reviewed-by: Guo Ren --- v4 -> v5 * Included RB tag from Conor v3 -> v4 * No change v2 -> v3 * Included RB tag from Geert v1 -> v2 * Included ack from Krzysztof --- Documentation/devicetree/bindings/riscv/cpus.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index ae7963e99225..2bf91829c8de 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -28,6 +28,7 @@ properties: oneOf: - items: - enum: + - andestech,ax45mp - canaan,k210 - sifive,bullet0 - sifive,e5 From patchwork Fri Oct 28 16:59:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024091 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5A8EAECAAA1 for ; Fri, 28 Oct 2022 17:00:19 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231127AbiJ1RAQ (ORCPT ); Fri, 28 Oct 2022 13:00:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42346 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230345AbiJ1Q76 (ORCPT ); Fri, 28 Oct 2022 12:59:58 -0400 Received: from mail-wr1-x429.google.com (mail-wr1-x429.google.com [IPv6:2a00:1450:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EBC6C178B4; Fri, 28 Oct 2022 09:59:35 -0700 (PDT) Received: by mail-wr1-x429.google.com with SMTP id h9so7464278wrt.0; Fri, 28 Oct 2022 09:59:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Gju3CMb3jhkVvblFFI0iIit6dBsGsDogFez5dmlOa7U=; b=OFPb950AFFtYvGt/Xeg5Zj3YPvS1iejKr+MH4Tub3vjKCSB+W3jmJiZaiIVsugX4N4 MHouyPzNFbTkC0h2d8jUOXDJcJ30gGywsjjQVkeaz2IDKk0LcqOs5d4uNIUR6kj6/ntN AglmIJHgnnrLcSkjJHel2OZX+KEMcsXmjNy17kj4CPRUuXGLzAyFxT3k4WKcURZc47c8 EnY++FcbgmnXmI0m9LfgdwBcMi0HOXE4i9OUnn7alyALEzb3SCtvoZlGknxdH++FQ8qg X58wC2ZHrVNuON3menp5RQSWj6lwbfdgb+bsvwMU0J9JCNRo4lpGhYRxZJTpcEKkAr/w 1GMw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Gju3CMb3jhkVvblFFI0iIit6dBsGsDogFez5dmlOa7U=; b=64szUSSWbgv4BVhU+8rQL+EePXHkcm+SD92E50KVmUQV+KK+Hc/rbqrQAc0caBCrMx PqI3kpXIDqgeqvnF0MMfQXvVgiT8kTIETQQycaHkbdI3ryfSy881AhwNS9IyP1o+7ILa UzmRpAJlAl13pY6mEQIhFSHI2OF6RMJIosr5WP5BBBuv80STNHl/r8nhXryuyPYawjDg 0QYZ+DiyUN4d9/7NGs3HsdRP6J4bHxMNaRRJClPfuKEoawFMDCojLz14VxKIJVRglzUl d2ifEJr4H90a9exWDJma00vaUv2nZx3cmhylh32fqOKNBjdl1su6ntWciT7uS58j7feF 4rSA== X-Gm-Message-State: ACrzQf0WN1GCLYKVkXshhGTJbx+0Ka9fekL0LW5oML5KMPrJo57z0+yQ CtD7HGNwHCZPbdqseLA0smQ= X-Google-Smtp-Source: AMsMyM5SuJPSrAK5aGpUvx8QERyDnfD43NSpIueqn6+EN0Tj+1UdHXdVOzY1GxPeC0XLrPbi51Xilw== X-Received: by 2002:adf:ab1d:0:b0:236:6301:c77 with SMTP id q29-20020adfab1d000000b0023663010c77mr178897wrc.119.1666976374229; Fri, 28 Oct 2022 09:59:34 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:33 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v5 3/7] riscv: Kconfig.socs: Add ARCH_RENESAS kconfig option Date: Fri, 28 Oct 2022 17:59:17 +0100 Message-Id: <20221028165921.94487-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar Add ARCH_RENESAS config option to allow selecting the Renesas RISC-V SoCs. We currently have the newly added RZ/Five (R9A07G043) RISC-V based SoC. Signed-off-by: Lad Prabhakar Reviewed-by: Conor Dooley Reviewed-by: Guo Ren Reviewed-by: Geert Uytterhoeven --- v4 -> v5 * Sorted as per SoC name * Included RB tag from Conor v3 -> v4 * Dropped SOC_RENESAS_RZFIVE config option * Dropped explicitly selecting SOC_BUS/GPIOLIB/PINCTRL configs under ARCH_RENESAS * Updated commit message * Dropped RB tag * Used riscv instead of RISC-V in subject line v2 -> v3 * Included RB tag from Geert v1 -> v2 * No Change --- arch/riscv/Kconfig.socs | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/riscv/Kconfig.socs b/arch/riscv/Kconfig.socs index 69774bb362d6..75fb0390d6bd 100644 --- a/arch/riscv/Kconfig.socs +++ b/arch/riscv/Kconfig.socs @@ -7,6 +7,11 @@ config SOC_MICROCHIP_POLARFIRE help This enables support for Microchip PolarFire SoC platforms. +config ARCH_RENESAS + bool "Renesas RISC-V SoCs" + help + This enables support for the RISC-V based Renesas SoCs. + config SOC_SIFIVE bool "SiFive SoCs" select SERIAL_SIFIVE if TTY From patchwork Fri Oct 28 16:59:18 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024092 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 63669ECAAA1 for ; Fri, 28 Oct 2022 17:00:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230460AbiJ1RAT (ORCPT ); Fri, 28 Oct 2022 13:00:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43324 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230413AbiJ1Q76 (ORCPT ); Fri, 28 Oct 2022 12:59:58 -0400 Received: from mail-wr1-x431.google.com (mail-wr1-x431.google.com [IPv6:2a00:1450:4864:20::431]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AFF9213FA3; Fri, 28 Oct 2022 09:59:37 -0700 (PDT) Received: by mail-wr1-x431.google.com with SMTP id y16so7379401wrt.12; Fri, 28 Oct 2022 09:59:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Uwam57UrMly/7fzbCijndaabO19arvpUZgXGPs6USsk=; b=j3dE9iFZN3Q4xHL4MBNM8nTSfEpFB1Jd797KVcPXCUEbjqQv7rSf7t7uxd4Ozl+Qs9 4B/lh3AjjZBXDs7JFchaMSVC/uS0oK36fuRi2jihGh2VY5s8QVGyZKX/0p7GQAIbpnRh lFSmHGTMWjeIyQQRPG/m45xIVo1fHR0cQS1BqJlJN4TmD6E7y78I2TyvVVz+RJMnPRgJ IMR9xHqmGSka2GeRcD85UaooRbjP56w3/jiSDG7MVixTxurH9au3BiRqEOter2XWUZA0 QV13yHKvXniFfJLJwhL+MtzA5SWhiQnkQ13h5Y00lHIRAa9zw5+qoJRTlZt6jphZVsYL aESQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Uwam57UrMly/7fzbCijndaabO19arvpUZgXGPs6USsk=; b=2GsXoqHYWJ515GM2e7NPen0+HflUPrq645kHhleXWLOtXhuxdDFd1ehHhv89AYIcss pzocTkAlyy5gyPXWpyYAKbaE2h/b22PL32BgRN46f5UHWPRs+p+Tvw85FPxu4K2UYpp/ RDOs36+D/pUcf6VGFk8n6QhIGEkKRAxaRNMpOa8Kb+wgK3D4dHR1RuUjAQYbn4Ub2C75 kisl67mafZX67eeltkUoRA77/coJxjtYuzOLPcSWlQlEpVILZvVszBrOOpBLwtpKdS20 Ebu2inhNXMZT3DaBfRRoR7PqkG/K+G1f2LqP4tsqyBgTguz80J/UqfBTu0BezPwqXazF pDsw== X-Gm-Message-State: ACrzQf18EEGK3KpW6sN8t9rUqdhF7Yjp3D+q6xt0z3CHMyOuhkvTdnZI 9rsrjtpIvxgbjGHp2cVMT/8= X-Google-Smtp-Source: AMsMyM7DbSNI8CI2EApbdew+7+EcO6kav041DN522vtQ5/WtL6WLKYHE2a8xK22QDtxwBjo8WqYHwA== X-Received: by 2002:a5d:47aa:0:b0:236:79cc:6d5f with SMTP id 10-20020a5d47aa000000b0023679cc6d5fmr176258wrb.391.1666976375559; Fri, 28 Oct 2022 09:59:35 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:34 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v5 4/7] riscv: dts: renesas: Add initial devicetree for Renesas RZ/Five SoC Date: Fri, 28 Oct 2022 17:59:18 +0100 Message-Id: <20221028165921.94487-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar Add initial device tree for Renesas RZ/Five RISC-V CPU Core (AX45MP Single). RZ/Five SoC is almost identical to RZ/G2UL Type-1 SoC (ARM64) hence we will be reusing r9a07g043.dtsi [0] as a base DTSI for both the SoC's. r9a07g043f.dtsi includes RZ/Five SoC specific blocks. Below are the RZ/Five SoC specific blocks added in the initial DTSI which can be used to boot via initramfs on RZ/Five SMARC EVK: - AX45MP CPU - PLIC [0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v4 -> v5 * Fixed riscv,ndev value (should be 511) * Reworked completely (sort of new patch) v3 -> v4 * No change v2 -> v3 * Fixed clock entry for CPU core * Fixed timebase frequency to 12MHz * Fixed sorting of the nodes * Included RB tags v1 -> v2 * Dropped including makefile change * Updated ndev count --- arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 57 +++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f.dtsi diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi new file mode 100644 index 000000000000..50134be548f5 --- /dev/null +++ b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi @@ -0,0 +1,57 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/Five SoC + * + * Copyright (C) 2022 Renesas Electronics Corp. + */ + +#include + +#define SOC_PERIPHERAL_IRQ(nr) (nr + 32) + +#include + +/ { + cpus { + #address-cells = <1>; + #size-cells = <0>; + timebase-frequency = <12000000>; + + cpu0: cpu@0 { + compatible = "andestech,ax45mp", "riscv"; + device_type = "cpu"; + reg = <0x0>; + status = "okay"; + riscv,isa = "rv64imafdc"; + mmu-type = "riscv,sv39"; + i-cache-size = <0x8000>; + i-cache-line-size = <0x40>; + d-cache-size = <0x8000>; + d-cache-line-size = <0x40>; + clocks = <&cpg CPG_CORE R9A07G043_CLK_I>; + + cpu0_intc: interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; + }; + }; +}; + +&soc { + interrupt-parent = <&plic>; + + plic: interrupt-controller@12c00000 { + compatible = "renesas,r9a07g043-plic", "andestech,nceplic100"; + #interrupt-cells = <2>; + #address-cells = <0>; + riscv,ndev = <511>; + interrupt-controller; + reg = <0x0 0x12c00000 0 0x400000>; + clocks = <&cpg CPG_MOD R9A07G043_NCEPLIC_ACLK>; + power-domains = <&cpg>; + resets = <&cpg R9A07G043_NCEPLIC_ARESETN>; + interrupts-extended = <&cpu0_intc 11 &cpu0_intc 9>; + }; +}; From patchwork Fri Oct 28 16:59:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024093 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E1163FA3743 for ; Fri, 28 Oct 2022 17:00:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231136AbiJ1RAU (ORCPT ); Fri, 28 Oct 2022 13:00:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42348 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230419AbiJ1Q76 (ORCPT ); Fri, 28 Oct 2022 12:59:58 -0400 Received: from mail-wr1-x431.google.com (mail-wr1-x431.google.com [IPv6:2a00:1450:4864:20::431]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B3FC21581E; Fri, 28 Oct 2022 09:59:38 -0700 (PDT) Received: by mail-wr1-x431.google.com with SMTP id bs21so7416005wrb.4; Fri, 28 Oct 2022 09:59:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NmXIzlpO0gFQLKDuK9Y+/vStvG2XBv+k8tbLnLpI/QU=; b=NNeyX4eVp+vD3a/v2WLr4fhdRD8jG/m93zesdzYW/JoOkn3VBrCW94/p72lptdYMhh LKUj/oW8weroIIvzbtFDeZe7FEus8A7G+nLmZXysMh5M5fv7NGR0Bj3dcJALYmE/MEkT a15f5ebGYTCQdRgCnCXsVxR+ui0ptyZ1BSy2GHn+e5oE0+e7gHAN1djT7qSjvfb4OsNi 2DoOX0EwyzOyiVIZNukWieHX8ZLmv69zKEZL+rJCfUoQDbC6anCCwfRiFXhb9LDTkIPA 79UNbrJ0l6fES+INQ87w/sl47BNeqF2ejMSVOI/iZu52byZQLycWBeRsrWTbBqhOxeZn UZ1A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NmXIzlpO0gFQLKDuK9Y+/vStvG2XBv+k8tbLnLpI/QU=; b=JhAZejqBa8hfmWc+xwQyRqS+8cFLt1gPLqN0yDFfRomtnIMw5fkiv/5tvs/za38IwQ L7GLpHm+dlR7JFVifAKtnaMIFcbSHGs6RdLs+T/OYmK1pwR5s9nm0h1o5dlrW7rtYgg9 nS3LIPZgyWBveXxTa8bBwFu6//+nAiuBXfncNXWbalNiE0G5zCSZMjXJI2Ukg18+pPCq tRDYKP9gn7DAloHOIUuoQ8nW5/XoDTYx6Pc+LCIC4d92OVdIKk0IV0p5MwVJkDD2onco sSYbSzIdV5AaFlqEK20+HFoY/x0LyGNSLjntWYEu3sDqrTvmEKl5KwJC0y8+0Gj8qNJA AgOw== X-Gm-Message-State: ACrzQf1wfw3B0d2ijsUseXds+yUwJUGe5OO1Bx85MhH0mjFi15ws4gW8 PbX0AlutcTSv4dmhojswkEs= X-Google-Smtp-Source: AMsMyM4/d88zQ1rwA6shjvVG+I66Pv7iM990INblpkrcBN+AWGv0ngiDLIidPv35QgwBU7z9lCldlg== X-Received: by 2002:a05:6000:1863:b0:22e:6946:be33 with SMTP id d3-20020a056000186300b0022e6946be33mr182553wri.630.1666976376943; Fri, 28 Oct 2022 09:59:36 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:36 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v5 5/7] riscv: dts: renesas: Add minimal DTS for Renesas RZ/Five SMARC EVK Date: Fri, 28 Oct 2022 17:59:19 +0100 Message-Id: <20221028165921.94487-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar Enable the minimal blocks required for booting the Renesas RZ/Five SMARC EVK with initramfs. Below are the blocks which are enabled: - CPG - CPU0 - DDR (memory regions) - PINCTRL - PLIC - SCIF0 As we are reusing the RZ/G2UL SoC base DTSI [0], RZ/G2UL SMARC SoM [1] and carrier [2] board DTSIs which enables almost all the blocks supported by the RZ/G2UL SMARC EVK and whereas on RZ/Five SoC we will be gradually enabling the blocks hence the aliases for ETH/I2C are deleted and rest of the IP blocks are marked as disabled/deleted. [0] arch/arm64/boot/dts/renesas/r9a07g043.dtsi [1] arch/arm64/boot/dts/renesas/rzg2ul-smarc-som.dtsi [2] arch/arm64/boot/dts/renesas/rzg2ul-smarc.dtsi Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v4 -> v5 * Reworked completely (sort of new patch) v3 -> v4 * Dropped deleting place holder nodes * Updated SW1 settings comment * Update commit message v2 -> v3 * Dropped RB tags from Conor and Geert * Now re-using the SoM and carrier board DTS/I from RZ/G2UL v1 -> v2 * New patch --- arch/riscv/boot/dts/Makefile | 1 + arch/riscv/boot/dts/renesas/Makefile | 2 + .../boot/dts/renesas/r9a07g043f01-smarc.dts | 27 ++++++ .../boot/dts/renesas/rzfive-smarc-som.dtsi | 58 ++++++++++++ arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi | 91 +++++++++++++++++++ 5 files changed, 179 insertions(+) create mode 100644 arch/riscv/boot/dts/renesas/Makefile create mode 100644 arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi create mode 100644 arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Makefile index ff174996cdfd..b0ff5fbabb0c 100644 --- a/arch/riscv/boot/dts/Makefile +++ b/arch/riscv/boot/dts/Makefile @@ -3,5 +3,6 @@ subdir-y += sifive subdir-y += starfive subdir-$(CONFIG_SOC_CANAAN_K210_DTB_BUILTIN) += canaan subdir-y += microchip +subdir-y += renesas obj-$(CONFIG_BUILTIN_DTB) := $(addsuffix /, $(subdir-y)) diff --git a/arch/riscv/boot/dts/renesas/Makefile b/arch/riscv/boot/dts/renesas/Makefile new file mode 100644 index 000000000000..2d3f5751a649 --- /dev/null +++ b/arch/riscv/boot/dts/renesas/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0 +dtb-$(CONFIG_ARCH_R9A07G043) += r9a07g043f01-smarc.dtb diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts b/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts new file mode 100644 index 000000000000..2aa8515451d3 --- /dev/null +++ b/arch/riscv/boot/dts/renesas/r9a07g043f01-smarc.dts @@ -0,0 +1,27 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/Five SMARC EVK + * + * Copyright (C) 2022 Renesas Electronics Corp. + */ + +/dts-v1/; + +/* + * DIP-Switch SW1 setting + * 1 : High; 0: Low + * SW1-2 : SW_SD0_DEV_SEL (0: uSD; 1: eMMC) + * SW1-3 : SW_ET0_EN_N (0: ETHER0; 1: CAN0, CAN1, SSI1, RSPI1) + * Please change below macros according to SW1 setting on the SoM + */ +#define SW_SW0_DEV_SEL 1 +#define SW_ET0_EN_N 1 + +#include "r9a07g043f.dtsi" +#include "rzfive-smarc-som.dtsi" +#include "rzfive-smarc.dtsi" + +/ { + model = "Renesas SMARC EVK based on r9a07g043f01"; + compatible = "renesas,smarc-evk", "renesas,r9a07g043f01", "renesas,r9a07g043"; +}; diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi new file mode 100644 index 000000000000..45a182fa3b4b --- /dev/null +++ b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi @@ -0,0 +1,58 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/Five SMARC EVK SOM + * + * Copyright (C) 2022 Renesas Electronics Corp. + */ + +#include + +/ { + aliases { + /delete-property/ ethernet0; + /delete-property/ ethernet1; + }; + + chosen { + bootargs = "ignore_loglevel"; + }; + + /delete-node/opp-table-0; + /delete-node/thermal-zones; +}; + +&adc { + status = "disabled"; +}; + +&dmac { + status = "disabled"; +}; + +ð0 { + status = "disabled"; +}; + +ð1 { + status = "disabled"; +}; + +&ostm1 { + status = "disabled"; +}; + +&ostm2 { + status = "disabled"; +}; + +&sdhi0 { + status = "disabled"; +}; + +&tsu { + status = "disabled"; +}; + +&wdt0 { + status = "disabled"; +}; diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi new file mode 100644 index 000000000000..e64f0e5f8e30 --- /dev/null +++ b/arch/riscv/boot/dts/renesas/rzfive-smarc.dtsi @@ -0,0 +1,91 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/Five SMARC EVK carrier board + * + * Copyright (C) 2022 Renesas Electronics Corp. + */ + +#include + +/ { + aliases { + /delete-property/ i2c0; + /delete-property/ i2c1; + }; +}; + +&canfd { + status = "disabled"; + + channel0 { + status = "disabled"; + }; + + channel1 { + status = "disabled"; + }; +}; + +&ehci0 { + status = "disabled"; +}; + +&ehci1 { + status = "disabled"; +}; + +&hsusb { + status = "disabled"; +}; + +&i2c0 { + status = "disabled"; +}; + +&i2c1 { + status = "disabled"; +}; + +&ohci0 { + status = "disabled"; +}; + +&ohci1 { + status = "disabled"; +}; + +&phyrst { + status = "disabled"; +}; + +&sdhi1 { + status = "disabled"; +}; + +&snd_rzg2l { + status = "disabled"; +}; + +&spi1 { + status = "disabled"; +}; + +&ssi1 { + status = "disabled"; +}; + +&usb0_vbus_otg { + status = "disabled"; +}; + +&usb2_phy0 { + status = "disabled"; +}; + +&usb2_phy1 { + status = "disabled"; +}; + +&vccq_sdhi1 { + status = "disabled"; +}; From patchwork Fri Oct 28 16:59:20 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024089 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id EF0C2ECAAA1 for ; Fri, 28 Oct 2022 17:00:15 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230248AbiJ1RAM (ORCPT ); Fri, 28 Oct 2022 13:00:12 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41806 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230190AbiJ1Q76 (ORCPT ); Fri, 28 Oct 2022 12:59:58 -0400 Received: from mail-wm1-x333.google.com (mail-wm1-x333.google.com [IPv6:2a00:1450:4864:20::333]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C02B217E0E; Fri, 28 Oct 2022 09:59:39 -0700 (PDT) Received: by mail-wm1-x333.google.com with SMTP id c3-20020a1c3503000000b003bd21e3dd7aso6976434wma.1; Fri, 28 Oct 2022 09:59:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/f+mcZCr/CbyA6aN8Vpia+kx8w0RlnQ3lGVCG0LnGcQ=; b=AYbAXYgXFNzRhCB2OIZbIOvjNlVL8Oab5vaT77FIHUDdpokqYundq5fez00SBLysS4 HINgemKrgVy4fyU7ZIuiKdywRW8MHTd7UPXz98uzb3pbYN17qtJpKwXF/+joBsCNDhgj Jq+OVjeZvm3/E3TWxD8D6Oasn9T6YKu/HyoMmhnfYBRVkGn/OZ2qSfHVNXPfks8DbPJQ M5U736BD+OF9DCksohUfzlBG6cbbeMi1QdAFSGNtTjs1Y3d1Hd6G29dG/VxzxrMsHi4Q C+1uWYheneC7+3WweLuZzrjq9za6nyQu/LXoShX7m1Dtu2ElNHOboPCC4LMAOA4UTq8A OUWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/f+mcZCr/CbyA6aN8Vpia+kx8w0RlnQ3lGVCG0LnGcQ=; b=wqJt/GDOMdrBR42ch7KgyRRShrvNjW3HiIJR0wAgC0DegSXUiAiqtrZRUX5ISYI8zC tV6t13VgdWAKwtdCmq0oDi3oTTNnFmsz19xRlGZHcQBJctaWNeHLRIvyp+aLJYz3hpx8 cDYpjLhV+8NhU3QbnZ4tjabafwVJAZ7zFlEP6xphNcP6ntwSlr9dPJGQLZ4bHxDIcnnj IRr/jSLZnNXDrx3qQIai+mypOZ9bFueDcwPeGwCEVXf+1nUkhPdqONcd2AE2fwxPZWjI xlqRoiuh2djh/hnZUIB1y8lnTTta8ZBOGDfWRZPSBHejAl6TvjPO3Y6W4rC5Mp7+8sxO laXQ== X-Gm-Message-State: ACrzQf3euRuPaEekBr7spweAGQgu7Lbb6j+2eMt9jSvdTCubyFQQa8ns PkNKZ4jfmRvOnu53UAigP40= X-Google-Smtp-Source: AMsMyM52a0DnQ+hKf8g3nm3FMmaqMhba1fBR5bCgeOIbr3zcKBqCXjJBeDc/XRn+1r6KrxE4JFA4EA== X-Received: by 2002:a7b:c30a:0:b0:3c1:bf95:e17b with SMTP id k10-20020a7bc30a000000b003c1bf95e17bmr125243wmj.31.1666976378165; Fri, 28 Oct 2022 09:59:38 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:37 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v5 6/7] MAINTAINERS: Add entry for Renesas RISC-V Date: Fri, 28 Oct 2022 17:59:20 +0100 Message-Id: <20221028165921.94487-7-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar Add RISC-V architecture as part of ARM/Renesas architecture, as they have the same maintainers, use the same development collaboration infrastructure, and share many files. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven Reviewed-by: Conor Dooley Reviewed-by: Guo Ren --- v4 -> v5 * Rebased on -next * Included RB tag from Conor v3 -> v4 * Included RB tag from Geert v2 -> v3 * Merged as part of ARM v1 -> v2 * New patch --- MAINTAINERS | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/MAINTAINERS b/MAINTAINERS index 6cdc2a74c7a2..0204f106d8c2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2691,7 +2691,7 @@ F: arch/arm/boot/dts/rtd* F: arch/arm/mach-realtek/ F: arch/arm64/boot/dts/realtek/ -ARM/RENESAS ARCHITECTURE +ARM/RISC-V/RENESAS ARCHITECTURE M: Geert Uytterhoeven M: Magnus Damm L: linux-renesas-soc@vger.kernel.org @@ -2713,6 +2713,7 @@ F: arch/arm/include/debug/renesas-scif.S F: arch/arm/mach-shmobile/ F: arch/arm64/boot/dts/renesas/ F: arch/arm64/configs/renesas_defconfig +F: arch/riscv/boot/dts/renesas/ F: drivers/soc/renesas/ F: include/linux/soc/renesas/ From patchwork Fri Oct 28 16:59:21 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 13024094 X-Patchwork-Delegate: geert@linux-m68k.org Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id E5DF3C38A02 for ; Fri, 28 Oct 2022 17:01:07 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230384AbiJ1RBG (ORCPT ); Fri, 28 Oct 2022 13:01:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42058 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230482AbiJ1RAC (ORCPT ); Fri, 28 Oct 2022 13:00:02 -0400 Received: from mail-wm1-x331.google.com (mail-wm1-x331.google.com [IPv6:2a00:1450:4864:20::331]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 52236183AF; Fri, 28 Oct 2022 09:59:40 -0700 (PDT) Received: by mail-wm1-x331.google.com with SMTP id bh7-20020a05600c3d0700b003c6fb3b2052so4280703wmb.2; Fri, 28 Oct 2022 09:59:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=LKcaGbOXyklscEgGaVZeABkCmiJQn+cua48lgHGMfSM=; b=XktKVyJAuhuTpNR50IVXpi86/f94SIWNs0zsXo+KJ65lgHjA881DzW/wOJXK/1NGc2 0vkKWNR6w4FpkETSCedXeeprIXWBMiL0fGkeqZkV1X4nW7QgeZu8YrsRg4j0oNJJoDOD lJFRSxAahXLc8XpGSkCGmZOvlEo1ogXWzGZQwpVfvtTs+0bwszHZCdLTjkd9CmaF9kVR yHPkAyWqdTogWDLkOKOOXOZ1qpEJZdmTsEoBlyhHrzxJ20bI3iIECOMZIQ8ZyifX4M83 K6C73Law77r6z7dCI039sPXzxm3FSRo1d95BOSOB6WWKH5+Zi08rRYTzXpJr3QCKZfYW yJKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LKcaGbOXyklscEgGaVZeABkCmiJQn+cua48lgHGMfSM=; b=fWLQYM+R9T5hGdbxaGJfmEanQd7rxdV4VVThBoU4mlY2irl+6HCNgntb4tAuJsrUnk cdrTE2c25jZEl1gvh5T+LFBAVkXcVArU/JCs+bmDCzRY11cC4Jn5X1LTsoZ3HheTutpM eakjHNHjcc3i747eP0S7iTbCpJtFXDJ1J86xzAedrT2HH9utMjpJ1YT+M0r40TY1c8N/ G1n3rEpohb4ieiyWqlrK2q8aZQrYZsWFG5vpYY3ucpg3McKlfehAcPs9QGVSLH8Ttnbj OZlBIxSdNxDCUCj6JGKHXARFKkjLIJCg5bHBk41quBs9JOvuHG4OK0T+zOVKyfgxWiPA 2LIw== X-Gm-Message-State: ACrzQf2tiYK8E9e6t7uIJiePRfVeREGJ3u7s1OYEf4eIX09J3Ba0/zKv qeBo1x8txevlXp61FLRJFLo= X-Google-Smtp-Source: AMsMyM7SrqgUatgxtKzxUbci+TsYWLGOUnEsW59p/P1BaS1TwA7Vn45N9ioYHZP45iv2M+iI+IDVrg== X-Received: by 2002:a05:600c:230d:b0:3c4:2975:321a with SMTP id 13-20020a05600c230d00b003c42975321amr10195946wmo.155.1666976379388; Fri, 28 Oct 2022 09:59:39 -0700 (PDT) Received: from prasmi.home ([2a00:23c8:2501:c701:d53b:eaf9:15f:6a8a]) by smtp.gmail.com with ESMTPSA id h2-20020adfe982000000b002322bff5b3bsm4939689wrm.54.2022.10.28.09.59.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Oct 2022 09:59:38 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Geert Uytterhoeven , Magnus Damm Cc: Rob Herring , Krzysztof Kozlowski , Heiko Stuebner , Conor Dooley , Guo Ren , Anup Patel , Atish Patra , Heinrich Schuchardt , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Prabhakar , Biju Das , Lad Prabhakar Subject: [PATCH v5 7/7] riscv: configs: defconfig: Enable Renesas RZ/Five SoC Date: Fri, 28 Oct 2022 17:59:21 +0100 Message-Id: <20221028165921.94487-8-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20221028165921.94487-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-renesas-soc@vger.kernel.org From: Lad Prabhakar Enable Renesas RZ/Five SoC config in defconfig. It allows the default upstream kernel to boot on RZ/Five SMARC EVK board. Alongside enable SERIAL_SH_SCI config so that the serial driver used by RZ/Five SoC is built-in. Signed-off-by: Lad Prabhakar Reviewed-by: Conor Dooley Reviewed-by: Geert Uytterhoeven Reviewed-by: Guo Ren --- v4 -> v5 * No change v3 -> v4 * Explicitly enabled ARCH_R9A07G043 config (note I have restored the RB tags with this change) * Used riscv instead of RISC-V in subject line v2 -> v3 * Included RB tags * Updated commit description v1 -> v2 * New patch --- arch/riscv/configs/defconfig | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig index 05fd5fcf24f9..97fba7884d7a 100644 --- a/arch/riscv/configs/defconfig +++ b/arch/riscv/configs/defconfig @@ -29,6 +29,8 @@ CONFIG_SOC_MICROCHIP_POLARFIRE=y CONFIG_SOC_SIFIVE=y CONFIG_SOC_STARFIVE=y CONFIG_SOC_VIRT=y +CONFIG_ARCH_RENESAS=y +CONFIG_ARCH_R9A07G043=y CONFIG_SMP=y CONFIG_HOTPLUG_CPU=y CONFIG_PM=y @@ -123,6 +125,7 @@ CONFIG_INPUT_MOUSEDEV=y CONFIG_SERIAL_8250=y CONFIG_SERIAL_8250_CONSOLE=y CONFIG_SERIAL_OF_PLATFORM=y +CONFIG_SERIAL_SH_SCI=y CONFIG_VIRTIO_CONSOLE=y CONFIG_HW_RANDOM=y CONFIG_HW_RANDOM_VIRTIO=y