From patchwork Tue Mar 7 22:00:01 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Rodrigo Vivi X-Patchwork-Id: 13164792 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 8E2F7C6FA99 for ; Tue, 7 Mar 2023 22:00:16 +0000 (UTC) Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id 1287B10E29E; Tue, 7 Mar 2023 22:00:15 +0000 (UTC) Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by gabe.freedesktop.org (Postfix) with ESMTPS id 7468D10E29E; Tue, 7 Mar 2023 22:00:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1678226411; x=1709762411; h=date:from:to:cc:subject:message-id: content-transfer-encoding:mime-version; bh=gah0h5NQBhrC4xDzWCQqQ6zuk+S+ONfM9KAzQxh/3IE=; b=MHV8TUGZIML1fjig9fJxj+rj/j5AJ+KsaZNpszV+B/Fzo+Cm4nbDgnuq 3P7S0cpKBMd5JL2Fjvv69eN97m7Qul75f5ePPfRZosK5RUqkql6NFLNxM QfB4cX97WPztpOs4+vZYYVHh0ARI5ysUeR/kVJOyZUWNQkh15X1Txjtwc xMUJfygCQNlB9qslmlafcnIwvuzE9f5OVbAatj/xCag9cSYwmkwuFifs6 TxArMq+rpyo9AGB6+X4bQcZ5GZDLevTrMU+BvC34rcv+RAxGeJkUuT5EH CJP5181rs6IRzch6D0dUy2w7kzofsCNwbQnaDXMHyC29h8KneWIX8lcqS g==; X-IronPort-AV: E=McAfee;i="6500,9779,10642"; a="336005535" X-IronPort-AV: E=Sophos;i="5.98,242,1673942400"; d="scan'208";a="336005535" Received: from orsmga001.jf.intel.com ([10.7.209.18]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Mar 2023 14:00:10 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10642"; a="709197152" X-IronPort-AV: E=Sophos;i="5.98,242,1673942400"; d="scan'208";a="709197152" Received: from orsmsx601.amr.corp.intel.com ([10.22.229.14]) by orsmga001.jf.intel.com with ESMTP; 07 Mar 2023 14:00:10 -0800 Received: from orsmsx601.amr.corp.intel.com (10.22.229.14) by ORSMSX601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Tue, 7 Mar 2023 14:00:09 -0800 Received: from ORSEDG602.ED.cps.intel.com (10.7.248.7) by orsmsx601.amr.corp.intel.com (10.22.229.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21 via Frontend Transport; Tue, 7 Mar 2023 14:00:09 -0800 Received: from NAM11-BN8-obe.outbound.protection.outlook.com (104.47.58.168) by edgegateway.intel.com (134.134.137.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.21; Tue, 7 Mar 2023 14:00:09 -0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Lwlx6yZkUlU3I+JGjIcPdb5TzF5ejTzFi8CceO2zERFra9wLgUMHjt/vAGSwVzkEfIFkgMA0n7eVVoAEmw8w3N7jmA79AxP38y6ngjhG0isoZaJzrYc8SP4Od3lyT2nP9K+CWNKoBDz33oPX05/8P9bRgqtGRExu0qttdnCiVwc7UKmM7dO2OKChXlL2jqwUSLc5ml6zfcMQmwKJH/pCnVVpwfmfg366oPXr502IOsFfuyxa5z4FbAj8b4xdELrqBbM8tNZDkWPI7izvXiMElL+U91pp/VxHjeIgUJIatWCPfSYyyHuk2QJWETVpCdt251/BBUW9mDNDbzlX+YN6lA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wDUPNPNDwYYfwyuZbHlQQcSdstIOJr6IznmITHqVGBU=; b=GNYaK/Ew5QQgy+8ERtYqDgznj0j3tg8d2F2MyEtnZF4rbTbffFzCqsl15m+xYsT63xv90oIULu/gk5XTFMU25ixq3BSruCswoRLAAl4BqGoLOIgJy/xTuX8wlalqLJLFh6ELqbc1YQsLugVYfE4nhFz1DFdmEdFOOFZAwtwCr0OgZaWvADs1bo9idSsld0UWJ2scfFeQXQrrcvZ6dPrGyHufgvX+vUHUmKK4c/vjf6YoRYOqYh4Iykrz79omgn7QQghZS64JEC7+DaIcXOVUwPJJRa0l2aAfEB8NJa7PteeDoso38owtBFMkwTEN8nO6Zz03HStuuRX9G5/dNbIPqA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=intel.com; dmarc=pass action=none header.from=intel.com; dkim=pass header.d=intel.com; arc=none Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=intel.com; Received: from MN0PR11MB6059.namprd11.prod.outlook.com (2603:10b6:208:377::9) by MW4PR11MB7164.namprd11.prod.outlook.com (2603:10b6:303:212::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.16; Tue, 7 Mar 2023 22:00:07 +0000 Received: from MN0PR11MB6059.namprd11.prod.outlook.com ([fe80::3bd5:710c:ebab:6158]) by MN0PR11MB6059.namprd11.prod.outlook.com ([fe80::3bd5:710c:ebab:6158%9]) with mapi id 15.20.6156.029; Tue, 7 Mar 2023 22:00:07 +0000 Date: Tue, 7 Mar 2023 17:00:01 -0500 From: Rodrigo Vivi To: Dave Airlie , Daniel Vetter Subject: [PULL] drm-intel-next Message-ID: Content-Disposition: inline X-ClientProxiedBy: BY5PR13CA0022.namprd13.prod.outlook.com (2603:10b6:a03:180::35) To MN0PR11MB6059.namprd11.prod.outlook.com (2603:10b6:208:377::9) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: MN0PR11MB6059:EE_|MW4PR11MB7164:EE_ X-MS-Office365-Filtering-Correlation-Id: d88b10ea-8816-4ebc-2162-08db1f575015 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: d1/9pwLUfQOA29yBlMaBw3mlv8Q4UflFqrugKr7SFP0GDXPLGEXaF7lQvPOZXtWG+a82JOJMP1tZo4cK0LsjtEosMXjTbWObFvOK5d4z8qBMX4z1vpfBNy1KLWhJkaQEztS53x4meA+D6/DemU+EqA4tijBF79SB0gQkjrAE00wweVxK9awhsUG/fu7mGkn2gD/AAFFv8jfCGEtvPRlxL1O2BYFrEMX3i8SaVMnQC7fOGVQnSP+MGZzC+8uQ8bW9Afkiv8JcIB634Jt0ZtBT+tSuCELDw/RJX5mRmSOGl/Jez7za0/cfR+DnlJP+jf9R62JL76glBgWTFcmhMxMm7ZhZjmMaWiT/5iL1aCQWWeYauKE5Ex3BvlOTRpp/N4AyehAiQWyUey1BH6z5T0yfiAgomFZNdiqSBs7yAowN+atwrM2k6RZs5qoxManCGu8oUd7RmQOschy/b1wJxoKrr9D6WxOa1fd+d+KjSs9S6NW2688ZJUQqa9BlP7hsRnUGtK+kWtELoL6ixwrfCSC24PKkoiXXo9S9Ih1oTUAp/JaAmvawrYFJ6YDYke/L47+uZ08DxeMkXS+hUzqVW5hLrU1EKJvsrrW9l5e0ja0NepXTfeWfYj7JChh4RBZXtLwPzGWs0rs2NZ8NUJI2+JQr8Q== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:MN0PR11MB6059.namprd11.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230025)(136003)(346002)(39860400002)(366004)(396003)(376002)(451199018)(2906002)(6486002)(38100700002)(186003)(6666004)(26005)(6512007)(83380400001)(6506007)(86362001)(41300700001)(66574015)(66946007)(66476007)(66556008)(8676002)(110136005)(30864003)(2616005)(54906003)(36756003)(478600001)(44832011)(7416002)(4326008)(316002)(82960400001)(8936002)(5660300002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?iso-8859-1?q?uJ3hkRhKZI9ogMwydbtFbWk?= =?iso-8859-1?q?0kSfGGkZh46UcRVQhvz+d1QYMsB6c/9I5x9tHbTPtB+aeM7uu3JZ792SccMI?= =?iso-8859-1?q?zoNWNwux276r6aiA8RRpXXpuodeo6U4K8TC/3mRUoTs+gOx/eI+UiEqugMwk?= =?iso-8859-1?q?/bEsJeZVciwquKkBIa4JFJ/Yhh7kHKJwQpctyYRLUuHIqoyV8T6fMCA9jOIO?= =?iso-8859-1?q?Q6rRmroWO5iUlOYUFKZe2i09zfqTI0gDtzHjdJptQ6xp+SkYzEA3ZwxypqKh?= =?iso-8859-1?q?RBV9p1VKQWS+UrpvHIhu9qVgRpXomoXuXtvX6GUr4hPXoGHQpbgvd63AAp3p?= =?iso-8859-1?q?7sm/6pVHoeg53VPjhLelhhM2w5FG2AfOd1RCOLRKTRPtqADEcK0DM5nGOily?= =?iso-8859-1?q?Pi77Ni0acQ+noG4gXsHk4U/YvodDX9yJKNyhHjNOiyUbseX5YuQ8AklrIOAy?= =?iso-8859-1?q?XHKmB5QFlgvQbe3MPyAQ/3ooyh60sYQbJnLHkhXeYviHeKFLZy3eQMTSAHpp?= =?iso-8859-1?q?beCDIfYqigYjCwcs9apD4gTErJECKvGEWbg8n9X+8pQTxmMXjslfZZXJeV0a?= =?iso-8859-1?q?GoWoDo9oar/6CxC0a5Rpk2F1FsO4Y+GVMiZ7ZLL6s8RJEhh/fBBAwPb1Fxwb?= =?iso-8859-1?q?oZY/gx8Y6UgpSCzSH5Z/HRlNzynD+rjrFpo2RsUT6x8TQJOWTHp92Rp6kxBo?= =?iso-8859-1?q?pCVdXLn59htpp+/G6CwbiUEay4f5yFFDDjfFL/oAV7yyPeHQrGPiyAD+wdDe?= =?iso-8859-1?q?gQEbCC7O8Ag/K08ny5ACcMlL0zTn43bSinPaNHTezI8WBPWJY1PAQC0dXOW+?= =?iso-8859-1?q?OcArCqUEM5qpTyP8ya9K5n5QC0Zy/1PkfQ/r92LBWrXrfdFqw2OAeMLyJB/u?= =?iso-8859-1?q?Q6BLssYorQB63+GtME+47n8cR53NBCm5bdY92uaKa7Lvi+LB4BYIdfiiYmB3?= =?iso-8859-1?q?DUpNiSu8fO8Q0iSEwRJvFzUSXMpJAzxeeWhj1ifjHN11tczSti9At+buOUTn?= =?iso-8859-1?q?bz/ks00S6SbktCTAuQ6I1YsJGQ38BfOrai29I1UUZrlEEp72awL0TtsGKaT0?= =?iso-8859-1?q?0NwqQ8k3SryBgENRmAOByOZBKoi2KB2GzVRGBPSjVWOM1qdVtfhPQ/mOrP9p?= =?iso-8859-1?q?vo8ihgx7Yredixq479hmr1L89fIdg+x9zV9ZtrbSRlocIrMUhEHLfvKlWQl0?= =?iso-8859-1?q?HdgIe0PBNVq1Jk6+qHJCpajpXRghDAGg6GJ2ryeV9hXWjMhilsOlFxAJqXbH?= =?iso-8859-1?q?1ObxKieKqj4aF48OV0WIVSSAxMjg29UEUQH3/6a97+FEON4wA/I2a+BAPp4s?= =?iso-8859-1?q?osjskwBW0GdRsxzXAjqZdK5spDCQiC7A36euNjhtcWvGhMoTAjRDP8rQYAkM?= =?iso-8859-1?q?qKmxzgqdLiekvDXiUjvERD0IWRkkGDHg2fjiz5HzT8OO6vdsm2eHJZsaS5aF?= =?iso-8859-1?q?8FOd2F10cN3PALP1n9/kLImFqoK3ARbD/hre1tumGS86QyYyIXCykNacVmBU?= =?iso-8859-1?q?wYhqfs5w+iBwNjZCABefVihsAZP8ONNaGjViXnXNFsy3Q+3W8f/JJHyOIFN2?= =?iso-8859-1?q?56uz6B75dYOzlyHCbg31CFkq37wJbDQOOhHQh6mGZzy3hWKT7M99pOZCcHPW?= =?iso-8859-1?q?GrPGNxtL/FWZ0XhoRLkzT1iydB3lkRSdi5iInyw=3D=3D?= X-MS-Exchange-CrossTenant-Network-Message-Id: d88b10ea-8816-4ebc-2162-08db1f575015 X-MS-Exchange-CrossTenant-AuthSource: MN0PR11MB6059.namprd11.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Mar 2023 22:00:07.2203 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: pLa1HnaOlMv8Pq3eDzQpOWPKUEr2r9Ev41iEqF3AoFGE0IDH0V1dprrbjcTg4/EVvcYraBrdxA74r+8hAUOfuw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR11MB7164 X-OriginatorOrg: intel.com X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Tvrtko Ursulin , dim-tools@lists.freedesktop.org, dri-devel@lists.freedesktop.org, Thomas Zimmermann , Rodrigo Vivi , intel-gfx@lists.freedesktop.org Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" Hi Dave and Daniel, Here goes our first pull request towards 6.3. drm-intel-next-2023-03-07: Cross-subsystem Changes: - MEI patches to fix suspend/resume issues with the i915's PXP. (Alexander) Driver Changes: - Registers helpers and clean-ups. (Lucas) - PXP fixes and clean-ups. (Alan, Alexander) - CDCLK related fixes and w/a (Chaitanya, Stanislav) - Move display code to use RMW whenever possible (Andrzej) - PSR fixes (Jouni, Ville) - Implement async_flip mode per plane tracking (Andrzej) - Remove pre-production Workarounds (Matt) - HDMI related fixes (Ankit) - LVDS cleanup (Ville) - Watermark fixes and cleanups (Ville, Jani, Stanilav) - DMC code related fixes, cleanups and improvements (Jani) - Implement fb_dirty for PSR,FBC,DRRS fixes (Jouni) - Initial DSB improvements targeting LUTs loading (Ville) - HWMON related fixes (Ashutosh) - PCI ID updates (Jonathan, Matt Roper) - Fix leak in scatterlist (Matt Atwood) - Fix eDP+DSI dual panel systems (Ville) - Cast iomem to avoid sparese warnings (Jani) - Set default backlight controller index (Jani) - More MTL enabling (RK) - Conversion of display dev_priv towards i915 (Nirmoy) - Improvements in log/debug messages (Ville) - Increase slice_height for DP VDSC (Suraj) - VBT ports improvements (Ville) - Fix platforms without Display (Imre) - Other generic display code clean-ups (Ville, Jani, Rodrigo) - Add RPL-U sub platform (Chaitanya) - Add inverted backlight quirk for HP 14-r206nv (Mavroudis) - Transcoder timing improvements (Ville) - Track audio state per-transcoder (Ville) - Error/underrun interrupt fixes (Ville) - Update combo PHY init sequence (Matt Roper) - Get HDR DPCD refresh timeout (Ville) - Vblank improvements (Ville) - DSS fixes and cleanups (Jani) - PM code cleanup (Jani) - Split display parts related to RPS (Jani) Thanks, Rodrigo. The following changes since commit d3eb347da1148fdb1c2462ae83090a4553d3f46f: drm/i915/mtl: Apply Wa_14013475917 for all MTL steppings (2023-01-26 13:54:05 +0200) are available in the Git repository at: git://anongit.freedesktop.org/drm/drm-intel tags/drm-intel-next-2023-03-07 for you to fetch changes up to 4b736ed40583631e0cf32c55dbc1e5ec0434a74b: drm/i915: Get rid of the gm45 HPD live state nonsense (2023-03-07 19:09:20 +0200) ---------------------------------------------------------------- Cross-subsystem Changes: - MEI patches to fix suspend/resume issues with the i915's PXP. (Alexander) Driver Changes: - Registers helpers and clean-ups. (Lucas) - PXP fixes and clean-ups. (Alan, Alexander) - CDCLK related fixes and w/a (Chaitanya, Stanislav) - Move display code to use RMW whenever possible (Andrzej) - PSR fixes (Jouni, Ville) - Implement async_flip mode per plane tracking (Andrzej) - Remove pre-production Workarounds (Matt) - HDMI related fixes (Ankit) - LVDS cleanup (Ville) - Watermark fixes and cleanups (Ville, Jani, Stanilav) - DMC code related fixes, cleanups and improvements (Jani) - Implement fb_dirty for PSR,FBC,DRRS fixes (Jouni) - Initial DSB improvements targeting LUTs loading (Ville) - HWMON related fixes (Ashutosh) - PCI ID updates (Jonathan, Matt Roper) - Fix leak in scatterlist (Matt Atwood) - Fix eDP+DSI dual panel systems (Ville) - Cast iomem to avoid sparese warnings (Jani) - Set default backlight controller index (Jani) - More MTL enabling (RK) - Conversion of display dev_priv towards i915 (Nirmoy) - Improvements in log/debug messages (Ville) - Increase slice_height for DP VDSC (Suraj) - VBT ports improvements (Ville) - Fix platforms without Display (Imre) - Other generic display code clean-ups (Ville, Jani, Rodrigo) - Add RPL-U sub platform (Chaitanya) - Add inverted backlight quirk for HP 14-r206nv (Mavroudis) - Transcoder timing improvements (Ville) - Track audio state per-transcoder (Ville) - Error/underrun interrupt fixes (Ville) - Update combo PHY init sequence (Matt Roper) - Get HDR DPCD refresh timeout (Ville) - Vblank improvements (Ville) - DSS fixes and cleanups (Jani) - PM code cleanup (Jani) - Split display parts related to RPS (Jani) ---------------------------------------------------------------- Alan Previn (3): drm/i915/pxp: Invalidate all PXP fw sessions during teardown drm/i915/pxp: Trigger the global teardown for before suspending drm/i915/pxp: Pxp hw init should be in resume_complete Alexander Usyskin (3): mei: mei-me: resume device in prepare drm/i915/pxp: add device link between i915 and mei_pxp mei: clean pending read with vtag on bus Andrzej Hajda (14): drm/i915/display/fdi: use intel_de_rmw if possible drm/i915/display/vlv: fix pixel overlap register update drm/i915/display/vlv: use intel_de_rmw if possible drm/i915/display/dsi: use intel_de_rmw if possible drm/i915: implement async_flip mode per plane tracking drm/i915/display/core: use intel_de_rmw if possible drm/i915/display/dpll: use intel_de_rmw if possible drm/i915/display/phys: use intel_de_rmw if possible drm/i915/display/pch: use intel_de_rmw if possible drm/i915/display/hdmi: use intel_de_rmw if possible drm/i915/display/panel: use intel_de_rmw if possible in panel related code drm/i915/display/interfaces: use intel_de_rmw if possible drm/i915/display/misc: use intel_de_rmw if possible drm/i915/display/power: use intel_de_rmw if possible Ankit Nautiyal (2): drm/i915/hdmi: Go for scrambling only if platform supports TMDS clock > 340MHz drm/i915/dg2: Add HDMI pixel clock frequencies 267.30 and 319.89 MHz Ashutosh Dixit (5): drm/i915/hwmon: Enable PL1 power limit Revert "drm/i915/hwmon: Enable PL1 power limit" drm/i915/hwmon: Replace hwm_field_scale_and_write with hwm_power_max_write drm/i915/hwmon: Enable PL1 limit when writing limit value to HW drm/i915/hwmon: Accept writes of value 0 to power1_max_interval Chaitanya Kumar Borah (3): drm/i915/adlp: Fix typo for reference clock drm/i915: Add RPL-U sub platform drm/i915/display: Add 480 MHz CDCLK steps for RPL-U Imre Deak (4): drm/i915: Fix system suspend without fbdev being initialized drm/i915: Move display power initialization during driver probing later drm/i915/dgfx, mtl+: Disable display functionality if the display is not present drm/i915: Sanitize the display fused-off check on GEN7/8 Jani Nikula (29): drm/i915/dmc: add proper name to dmc id enum and use it drm/i915/dmc: add for_each_dmc_id() and use it drm/i915/dmc: remove unnecessary dmc_id validity check drm/i915/dmc: add is_valid_dmc_id() and use it drm/i915/dmc: check incoming dmc id validity drm/i915/dmc: drop "ucode" from function names drm/i915/uncore: cast iomem to avoid sparse warning drm/i915/bios: set default backlight controller index drm/i915: move memory frequency detection to intel_dram.c drm/i915/wm: move remaining watermark code out of intel_pm.c drm/i915/wm: move functions to call watermark hooks to intel_wm.[ch] drm/i915/wm: add .get_hw_state to watermark funcs drm/i915/wm: move ILK watermark sanitization to i9xx_wm.[ch] drm/i915/wm: warn about ilk_wm_sanitize() on display ver 9+ drm/i915/wm: move watermark debugfs to intel_wm.c drm/i915: rename intel_pm_types.h -> display/intel_wm_types.h drm/i915/wm: remove ILK+ nop funcs fallback drm/i915/dsi: fix DSS CTL register offsets for TGL+ drm/i915/display: split out DSC and DSS registers drm/i915/wm: remove display/ prefix from include drm/i915/pm: drop intel_pm_setup() drm/i915/pm: drop intel_suspend_hw() drm/i915: remove unnecessary intel_pm.h includes drm/i915/power: move dc state members to struct i915_power_domains drm/i915/dmc: use has_dmc_id_fw() instead of poking dmc->dmc_info directly drm/i915/dmc: add i915_to_dmc() and dmc->i915 and use them drm/i915/dmc: allocate dmc structure dynamically drm/i915/dmc: mass rename dev_priv to i915 drm/i915/rps: split out display rps parts to a separate file Jonathan Gray (1): drm/i915: Add another EHL pci id Jouni Högander (3): drm/i915/psr: Split sel fetch plane configuration into arm and noarm drm/i915/fbdev: Implement fb_dirty for intel custom fb helper drm/i915/psr: Use calculated io and fast wake lines Lucas De Marchi (9): drm/i915: Add _PICK_EVEN_2RANGES() drm/i915: Fix coding style on DPLL*_ENABLE defines drm/i915: Convert pll macros to _PICK_EVEN_2RANGES drm/i915: Replace _MMIO_PHY3() with _PICK_EVEN_2RANGES() drm/i915: Convert PIPE3/PORT3 to _PICK_EVEN_2RANGES() drm/i915: Convert _FIA() to _PICK_EVEN_2RANGES() drm/i915: Convert MBUS_ABOX_CTL() to _PICK_EVEN_2RANGES() drm/i915: Convert PALETTE() to _PICK_EVEN_2RANGES() drm/i915: Move MCR_REG define to i915_reg_defs.h Matt Atwood (1): drm/i915: Fix memory leaks in scatterlist Matt Roper (5): drm/i915/tgl: Drop support for pre-production steppings drm/i915/dg1: Drop support for pre-production steppings drm/i915/dg1: Drop final use of IS_DG1_GRAPHICS_STEP drm/i915/dg2: Drop one PCI ID drm/i915/gen12: Update combo PHY init sequence Mavroudis Chatzilaridis (1): drm/i915/quirks: Add inverted backlight quirk for HP 14-r206nv Nirmoy Das (1): drm/i915/display: Pass drm_i915_private as param to i915 funcs Radhakrishna Sripada (1): drm/i915/mtl: Initialize empty clockgating hooks for MTL Rodrigo Vivi (1): drm/i915: Remove unused tmp assignment. Stanislav Lisovskiy (2): drm/i915: Implement workaround for CDCLK PLL disable/enable drm/i915: Copy highest enabled wm level to disabled wm levels for gen >= 9 Suraj Kandpal (1): drm/i915/dp: Increase slice_height for DP Ville Syrjälä (74): drm/i915/lvds: Split long lines drm/i915/lvds: Use intel_de_rmw() drm/i915/lvds: Use REG_BIT() & co. drm/i915/lvds: Extract intel_lvds_regs.h drm/i915/lvds: Fix whitespace drm/i915/lvds: s/dev_priv/i915/ drm/i915/lvds: s/intel_encoder/encoder/ etc. drm/i915/lvds: s/pipe_config/crtc_state/ drm/i915: Don't do the WM0->WM1 copy w/a if WM1 is already enabled drm/i915: Introduce HAS_SAGV() drm/i915: Keep sagv status updated on icl+ drm/i915: Expose SAGV state via debugfs drm/i915/dsb: Pimp debug/error prints drm/i915/dsb: Split intel_dsb_wait() from intel_dsb_commit() drm/i915/dsb: Introduce intel_dsb_finish() drm/i915: Fix VBT DSI DVO port handling drm/i915: Populate encoder->devdata for DSI on icl+ drm/i915: Pick the backlight controller based on VBT on ICP+ drm/i915: Populate wm.max_level for everyone drm/i915: Replace wm.max_levels with wm.num_levels and use it everywhere drm/i915: Include stepping information in device info dump drm/i915: Prefix hex numbers with 0x drm/i915: Pass the whole encoder to hotplug_enables() drm/i915: Move variables to loop context drm/i915: Replace intel_bios_is_lspcon_present() with intel_bios_encoder_is_lspcon() drm/i915: Replace intel_bios_is_lane_reversal_needed() with intel_bios_encoder_lane_reversal() drm/i915: Replace intel_bios_is_port_hpd_inverted() with intel_bios_encoder_hpd_invert() drm/i915: Consult the registered encoders for the ICL combo PHY w/a drm/i915: Populate encoder->devdata for g4x+ DP/HDMI ports drm/i915: Pass devdata to intel_bios_port_aux_ch() drm/i915: Iterate all child devs in intel_bios_is_port_present() drm/i915: Use encoder->devdata in eDP init drm/i915: Make backlight setup debugs consistent drm/i915: Don't hide function calls with side effects drm/i915: Clean up g4x+ sprite TILEOFF programming drm/i915: Include connector id+name in all backlight debugs/errors drm/i915: Reduce ELD hex dumps a bit drm/i915: Don't leak the DPT if drm_framebuffer_init() fails drm/i915: Add a few more debugs for failed framebuffer creation drm/i915: Use encoder->devdata more drm/i915: Restructure intel_bios_port_aux_ch() drm/i915: Pimp encoder ddc_pin/aux_ch debug messages drm/i915: Fix platform default aux ch for skl drm/i915: Rename intel_ddi_{enable,disable}_pipe_clock() drm/i915: Flatten intel_ddi_{enable,disable}_transcoder_clock() drm/i915: Give CPU transcoder timing registers TRANS_ prefix drm/i915: s/PIPECONF/TRANSCONF/ drm/i915: Dump blanking start/end drm/i915: Define the "unmodified vblank" interrupt bit drm/i915: Add local adjusted_mode variable drm/i915: Define transcoder timing register bitmasks drm/i915/psr: Stop clobbering TRANS_SET_CONTEXT_LATENCY drm/i915/dsb: Define more DSB registers drm/i915/dsb: Allow vblank synchronized DSB execution drm/i915/dsb: Nuke the DSB debug drm/i915/dsb: Skip DSB command buffer setup if we have no LUTs drm/i915: Configure TRANS_SET_CONTEXT_LATENCY correctly on ADL+ drm/i915: Sprinkle some FIXMEs about TGL+ DSI transcoder timing mess drm/i915: Remove pointless register read drm/i915/audio: Track audio state per-transcoder drm/i915: Mark FIFO underrun disabled earlier drm/i915: Undo rmw damage to gen3 error interrupt handler drm/i915: Dump PGTBL_ER on gen2/3/4 error interrupt drm/i915: Extract {i9xx,i965)_error_mask() drm/i915: Mask page table errors on gen2/3 with FBC drm/i915: Fix audio ELD handling for DP MST drm/i915: Drop useless intel_dp_has_audio() argument drm/i915: Get HDR DPCD refresh timeout from VBT drm/i915/vrr: Fix "window2" handling drm/i915/psr: Fix the delayed vblank w/a drm/i915: Bump VBT version for expected child dev size check drm/i915: Populate dig_port->connected() before connector init drm/i915: Fix SKL DDI A digital port .connected() drm/i915: Get rid of the gm45 HPD live state nonsense drivers/gpu/drm/i915/Makefile | 3 + drivers/gpu/drm/i915/display/g4x_dp.c | 53 +- drivers/gpu/drm/i915/display/g4x_hdmi.c | 21 +- drivers/gpu/drm/i915/display/i9xx_wm.c | 4047 +++++++++++++++++++ drivers/gpu/drm/i915/display/i9xx_wm.h | 21 + drivers/gpu/drm/i915/display/icl_dsi.c | 317 +- drivers/gpu/drm/i915/display/intel_atomic_plane.c | 84 +- drivers/gpu/drm/i915/display/intel_audio.c | 86 +- drivers/gpu/drm/i915/display/intel_backlight.c | 193 +- drivers/gpu/drm/i915/display/intel_bios.c | 269 +- drivers/gpu/drm/i915/display/intel_bios.h | 27 +- drivers/gpu/drm/i915/display/intel_bw.c | 49 +- drivers/gpu/drm/i915/display/intel_cdclk.c | 43 +- drivers/gpu/drm/i915/display/intel_color.c | 18 +- drivers/gpu/drm/i915/display/intel_combo_phy.c | 48 +- .../gpu/drm/i915/display/intel_combo_phy_regs.h | 4 +- drivers/gpu/drm/i915/display/intel_crt.c | 46 +- drivers/gpu/drm/i915/display/intel_crtc.c | 3 + .../gpu/drm/i915/display/intel_crtc_state_dump.c | 16 +- drivers/gpu/drm/i915/display/intel_cursor.c | 5 +- drivers/gpu/drm/i915/display/intel_ddi.c | 173 +- drivers/gpu/drm/i915/display/intel_ddi.h | 6 +- drivers/gpu/drm/i915/display/intel_display.c | 603 ++- drivers/gpu/drm/i915/display/intel_display.h | 4 + drivers/gpu/drm/i915/display/intel_display_core.h | 15 +- .../gpu/drm/i915/display/intel_display_debugfs.c | 239 +- drivers/gpu/drm/i915/display/intel_display_power.c | 80 +- drivers/gpu/drm/i915/display/intel_display_power.h | 4 + .../drm/i915/display/intel_display_power_well.c | 134 +- .../gpu/drm/i915/display/intel_display_reg_defs.h | 10 +- drivers/gpu/drm/i915/display/intel_display_rps.c | 81 + drivers/gpu/drm/i915/display/intel_display_rps.h | 22 + drivers/gpu/drm/i915/display/intel_display_types.h | 19 +- drivers/gpu/drm/i915/display/intel_dmc.c | 395 +- drivers/gpu/drm/i915/display/intel_dmc.h | 44 +- drivers/gpu/drm/i915/display/intel_dp.c | 89 +- drivers/gpu/drm/i915/display/intel_dp_aux.c | 35 + drivers/gpu/drm/i915/display/intel_dp_aux.h | 4 + .../gpu/drm/i915/display/intel_dp_aux_backlight.c | 84 +- drivers/gpu/drm/i915/display/intel_dp_mst.c | 29 +- drivers/gpu/drm/i915/display/intel_dpio_phy.c | 51 +- drivers/gpu/drm/i915/display/intel_dpll_mgr.c | 165 +- drivers/gpu/drm/i915/display/intel_drrs.c | 16 +- drivers/gpu/drm/i915/display/intel_dsb.c | 41 +- drivers/gpu/drm/i915/display/intel_dsb.h | 5 +- .../gpu/drm/i915/display/intel_dsi_dcs_backlight.c | 5 + drivers/gpu/drm/i915/display/intel_dvo.c | 7 +- drivers/gpu/drm/i915/display/intel_fb.c | 7 +- drivers/gpu/drm/i915/display/intel_fbdev.c | 28 +- drivers/gpu/drm/i915/display/intel_fbdev.h | 8 +- drivers/gpu/drm/i915/display/intel_fdi.c | 159 +- drivers/gpu/drm/i915/display/intel_fifo_underrun.c | 20 + drivers/gpu/drm/i915/display/intel_fifo_underrun.h | 3 + drivers/gpu/drm/i915/display/intel_gmbus.c | 30 +- drivers/gpu/drm/i915/display/intel_hdcp.c | 15 +- drivers/gpu/drm/i915/display/intel_hdmi.c | 79 +- drivers/gpu/drm/i915/display/intel_lpe_audio.c | 6 +- drivers/gpu/drm/i915/display/intel_lpe_audio.h | 4 +- drivers/gpu/drm/i915/display/intel_lspcon.c | 2 +- drivers/gpu/drm/i915/display/intel_lvds.c | 338 +- drivers/gpu/drm/i915/display/intel_lvds_regs.h | 65 + drivers/gpu/drm/i915/display/intel_mg_phy_regs.h | 4 +- drivers/gpu/drm/i915/display/intel_modeset_setup.c | 58 +- drivers/gpu/drm/i915/display/intel_panel.c | 1 + drivers/gpu/drm/i915/display/intel_pch_display.c | 72 +- drivers/gpu/drm/i915/display/intel_pch_refclk.c | 10 +- drivers/gpu/drm/i915/display/intel_pps.c | 15 +- drivers/gpu/drm/i915/display/intel_psr.c | 209 +- drivers/gpu/drm/i915/display/intel_psr.h | 16 +- drivers/gpu/drm/i915/display/intel_quirks.c | 2 + drivers/gpu/drm/i915/display/intel_snps_phy.c | 62 + drivers/gpu/drm/i915/display/intel_sprite.c | 3 +- drivers/gpu/drm/i915/display/intel_tv.c | 6 +- drivers/gpu/drm/i915/display/intel_vblank.c | 4 +- drivers/gpu/drm/i915/display/intel_vdsc.c | 1 + drivers/gpu/drm/i915/display/intel_vdsc_regs.h | 461 +++ drivers/gpu/drm/i915/display/intel_vrr.c | 10 +- drivers/gpu/drm/i915/display/intel_wm.c | 408 ++ drivers/gpu/drm/i915/display/intel_wm.h | 37 + .../{intel_pm_types.h => display/intel_wm_types.h} | 8 +- drivers/gpu/drm/i915/display/skl_universal_plane.c | 8 +- drivers/gpu/drm/i915/display/skl_watermark.c | 152 +- drivers/gpu/drm/i915/display/skl_watermark.h | 7 +- drivers/gpu/drm/i915/display/vlv_dsi.c | 158 +- drivers/gpu/drm/i915/display/vlv_dsi_pll.c | 18 +- drivers/gpu/drm/i915/gt/intel_gt.c | 1 - drivers/gpu/drm/i915/gt/intel_gt_pm.c | 1 - drivers/gpu/drm/i915/gt/intel_gt_regs.h | 2 - drivers/gpu/drm/i915/gt/intel_region_lmem.c | 2 +- drivers/gpu/drm/i915/gt/intel_rps.c | 29 - drivers/gpu/drm/i915/gt/intel_workarounds.c | 86 +- drivers/gpu/drm/i915/gt/selftest_llc.c | 1 - drivers/gpu/drm/i915/gvt/display.c | 16 +- drivers/gpu/drm/i915/gvt/handlers.c | 18 +- drivers/gpu/drm/i915/i915_debugfs.c | 1 - drivers/gpu/drm/i915/i915_driver.c | 40 +- drivers/gpu/drm/i915/i915_drv.h | 18 +- drivers/gpu/drm/i915/i915_hwmon.c | 51 +- drivers/gpu/drm/i915/i915_irq.c | 142 +- drivers/gpu/drm/i915/i915_pmu.c | 1 - drivers/gpu/drm/i915/i915_reg.h | 901 ++--- drivers/gpu/drm/i915/i915_reg_defs.h | 31 + drivers/gpu/drm/i915/i915_request.c | 1 - drivers/gpu/drm/i915/i915_scatterlist.c | 8 +- drivers/gpu/drm/i915/i915_sysfs.c | 1 - drivers/gpu/drm/i915/intel_device_info.c | 28 +- drivers/gpu/drm/i915/intel_device_info.h | 1 + drivers/gpu/drm/i915/intel_gvt_mmio_table.c | 71 +- drivers/gpu/drm/i915/intel_pm.c | 4224 +------------------- drivers/gpu/drm/i915/intel_pm.h | 16 - drivers/gpu/drm/i915/intel_runtime_pm.c | 2 + drivers/gpu/drm/i915/intel_uncore.c | 6 +- drivers/gpu/drm/i915/pxp/intel_pxp.c | 65 +- drivers/gpu/drm/i915/pxp/intel_pxp.h | 2 + .../gpu/drm/i915/pxp/intel_pxp_cmd_interface_42.h | 15 + .../gpu/drm/i915/pxp/intel_pxp_cmd_interface_cmn.h | 3 + drivers/gpu/drm/i915/pxp/intel_pxp_pm.c | 4 +- drivers/gpu/drm/i915/pxp/intel_pxp_pm.h | 6 +- drivers/gpu/drm/i915/pxp/intel_pxp_session.c | 8 +- drivers/gpu/drm/i915/pxp/intel_pxp_session.h | 5 + drivers/gpu/drm/i915/pxp/intel_pxp_tee.c | 46 + drivers/gpu/drm/i915/pxp/intel_pxp_types.h | 3 + drivers/gpu/drm/i915/soc/intel_dram.c | 152 + drivers/misc/mei/client.c | 4 +- drivers/misc/mei/pci-me.c | 20 +- include/drm/i915_pciids.h | 14 +- 126 files changed, 8279 insertions(+), 7974 deletions(-) create mode 100644 drivers/gpu/drm/i915/display/i9xx_wm.c create mode 100644 drivers/gpu/drm/i915/display/i9xx_wm.h create mode 100644 drivers/gpu/drm/i915/display/intel_display_rps.c create mode 100644 drivers/gpu/drm/i915/display/intel_display_rps.h create mode 100644 drivers/gpu/drm/i915/display/intel_lvds_regs.h create mode 100644 drivers/gpu/drm/i915/display/intel_vdsc_regs.h create mode 100644 drivers/gpu/drm/i915/display/intel_wm.c create mode 100644 drivers/gpu/drm/i915/display/intel_wm.h rename drivers/gpu/drm/i915/{intel_pm_types.h => display/intel_wm_types.h} (89%)