From patchwork Sat Feb 2 09:43:19 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Palmer Dabbelt X-Patchwork-Id: 10794251 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id EC556159A for ; Sat, 2 Feb 2019 10:00:45 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id DC37731A2F for ; Sat, 2 Feb 2019 10:00:45 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id D035631F71; Sat, 2 Feb 2019 10:00:45 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,MAILING_LIST_MULTI autolearn=ham version=3.3.1 Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id 7594A31A2F for ; Sat, 2 Feb 2019 10:00:45 +0000 (UTC) Received: from localhost ([127.0.0.1]:40109 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gps6O-0003ah-No for patchwork-qemu-devel@patchwork.kernel.org; Sat, 02 Feb 2019 05:00:44 -0500 Received: from eggs.gnu.org ([209.51.188.92]:55006) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gprzE-0006zR-QL for qemu-devel@nongnu.org; Sat, 02 Feb 2019 04:53:21 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gprqB-0005k5-O6 for qemu-devel@nongnu.org; Sat, 02 Feb 2019 04:44:01 -0500 Received: from mail-ed1-x536.google.com ([2a00:1450:4864:20::536]:33483) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gprq7-0005N3-P5 for qemu-devel@nongnu.org; Sat, 02 Feb 2019 04:43:55 -0500 Received: by mail-ed1-x536.google.com with SMTP id p6so7529069eds.0 for ; Sat, 02 Feb 2019 01:43:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=subject:date:message-id:cc:from:to; bh=Ogjb3WoVfjFHAc1lMhw1Z69lybA8Fd0Z21xJ9dOEL9M=; b=j5BmifxgMMp9gl3yXt567VenG1b1iQES9zL1tJzwV52tZVy/qNwLtmQwDyClmsYqi9 BPyPTz8vAYAIdaqY3GEJE/owCCNBGSnjGbMcEeK64slz8SKLWIVq7YqdMoswZlcq2J7r Z6kRVQpVROKoMzw5H1f9xdcO7gUGiL/QPDWp113aex2h2QH9VULdENXUFqlw0qDajV0W oMZgg67h2fN4Lf8MKtv09oNYJO5MQ9DzoHvvq8u4ODdONZhyIaQwWk/9DggszjXdjbmo 8eeLoGFCoPWyQEU1kcC4fYpTok05oPgM/nLDPa6vNgnnMvkBULbqJ/QVig+EdwPV9o3u XpMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:date:message-id:cc:from:to; bh=Ogjb3WoVfjFHAc1lMhw1Z69lybA8Fd0Z21xJ9dOEL9M=; b=MsPSzkAWeu+5jutTobqLB7UJvBGvQZU3nnm8XcB0GMX3uxjpqggszlvRD8pcLaZ9iJ i9ca/6QUnRGzDjFZvrHSOPlG2ldVAAC8RrcEhkbbKrHNIVbDXaJ9OsKRFxe7WqOxnf9w D4HL+qccrBZhAph68B4+tvAX6l2GozNgJexpy6Wck1w4XL+8NwsMTIx1u1ZKh3ly4WUa SPDRi/ZVyS0kLvmDeTz3Y9JlXkrpwEiGtvbmXZnJqyaOkTecb3xE/xNYvj0zlF77X5No 5FbUrKBH1AjIPRLnqhJBifkP9zpqqSXcIFTu+9kNsPGZaDeyay3hGPOVNtzTgZm0g3xe vEpQ== X-Gm-Message-State: AJcUukdVDRfUOv9/7lmeTc4iI+robIOTDW0MeXuOIXBqu/me3pC2CFXw R6lDmeIr6L23AWwqTbiPeWB58w== X-Google-Smtp-Source: ALg8bN4fJ40mdLbAdid6IOZH709khWYjO/qfpleseqzj/wLmEbh2vUEyP2l4sj4xFEyb+92rG8ZKdQ== X-Received: by 2002:a05:6402:511:: with SMTP id m17mr43033003edv.33.1549100617488; Sat, 02 Feb 2019 01:43:37 -0800 (PST) Received: from localhost ([2001:67c:1810:f051:fd32:55e2:f60b:183b]) by smtp.gmail.com with ESMTPSA id g37sm2713511edb.85.2019.02.02.01.43.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 02 Feb 2019 01:43:36 -0800 (PST) Date: Sat, 2 Feb 2019 01:43:19 -0800 Message-Id: <20190202094329.22874-1-palmer@sifive.com> X-Mailer: git-send-email 2.18.1 From: Palmer Dabbelt To: Peter Maydell X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::536 Subject: [Qemu-devel] [PULL] RISC-V Patches for 3.2, Part 3 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-riscv@nongnu.org, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" X-Virus-Scanned: ClamAV using ClamSMTP The following changes since commit 5385a5988c8a55bebdc878c05b96648579b5d6e0: hw/virtio/virtio-balloon: zero-initialize the virtio_balloon_config struct (2019-01-21 17:20:36 +0000) are available in the Git repository at: git://github.com/palmer-dabbelt/qemu.git tags/riscv-for-master-3.2-part3 for you to fetch changes up to 461ab9de46d085a37b0da6f096aadc4e0dda4d4c: target/riscv: fix counter-enable checks in ctr() (2019-01-29 11:33:38 -0800) ---------------------------------------------------------------- RISC-V Patches for 3.2, Part 3 This patch set contains a handful of patches I've collected over the last few weeks. There's nothing really fundamental, but I thought it would be good to send these out now as there are some other patch sets on the mailing list that are getting ready to go. As far as the actual patches, there's: * A set that cleans up our FS dirty-mode handling. * Support for writing MISA. * The removal of Michael as a maintainer. * A fix to {m,s}counteren handling. This passes my standard "boots Fedora" test case. ---------------------------------------------------------------- Alistair Francis (1): RISC-V: Add priv_ver to DisasContext Michael Clark (5): RISC-V: Implement mstatus.TSR/TW/TVM RISC-V: Use riscv prefix consistently on cpu helpers RISC-V: Add misa to DisasContext RISC-V: Add misa.MAFD checks to translate RISC-V: Add misa runtime write support Palmer Dabbelt (1): MAINTAINERS: Remove Michael Clark as a RISC-V Maintainer Richard Henderson (2): RISC-V: Split out mstatus_fs from tb_flags RISC-V: Mark mstatus.fs dirty Xi Wang (1): target/riscv: fix counter-enable checks in ctr() MAINTAINERS | 1 - linux-user/riscv/signal.c | 4 +- target/riscv/cpu.c | 2 +- target/riscv/cpu.h | 31 ++--- target/riscv/cpu_bits.h | 11 ++ target/riscv/cpu_helper.c | 10 +- target/riscv/csr.c | 103 ++++++++++++---- target/riscv/fpu_helper.c | 6 +- target/riscv/op_helper.c | 47 +++++--- target/riscv/translate.c | 290 +++++++++++++++++++++++++++++++++++++++------- 10 files changed, 396 insertions(+), 109 deletions(-)