From patchwork Sat Jun 10 17:24:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 13275020 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E7305C7EE43 for ; Sat, 10 Jun 2023 17:25:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=IUHH8wzd9PxRvRznsbfsm713ey1AAYxgczn3koJHq3g=; b=ffHTJaj94c224k FkBlSbhY2QuSFFk+CZ5c0WbDTcAox3vtMGS/KEDYfL/2m9utZnXCWZHNvybkLE3HWP9Z7yVbBTj0P oEkdVaIivelawnAZkElBw/NBZvguIEVStkyNbeTcmRoJQdRQeRS/gTtUziwMByX7rNLstByCkxPFQ lmEy5Ep4Nhp14uc2TV7dAOmH37gudN9CIQc6BhZe3mTmZ9v9BowVGU2sYSPD+nDMD6s/zh8tDyBaN 4cfHKUbCMMte1pDr8htjkHTvfL6ytMoYnNyl8FBYzBIjnbRJp/sZDSYz7SAoLeqiMygKyG8vn3UzM 5j8nkMx33Y06BaQ81RwQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q82L0-00Gerr-2T; Sat, 10 Jun 2023 17:25:18 +0000 Received: from dfw.source.kernel.org ([139.178.84.217]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q82Kw-00Geq9-1m for linux-riscv@lists.infradead.org; Sat, 10 Jun 2023 17:25:15 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 40156611A5; Sat, 10 Jun 2023 17:25:12 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id C24D4C4339E; Sat, 10 Jun 2023 17:25:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1686417911; bh=Df043vgm6CnnvUWCZd+vj+oFrnFuv7Ap9nxevuDGXJk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=PlVvMTAl5OuWwgFYGYz8gC/52wk2NdF46iA7rXrSw9J6FGDTUOoqWDUulA06KN4ie DBVNYIUhuHfMiw1RUMEDKvlAao6ffwpWJF9c90djU5RfdgtdIXW8LXtmWR5vkZkraJ vkT36+XRx/LTsFGHhSk55UTwY77QW0DPQAJrQwbn8EAib7lBp+2wdy7YCFKvYcEN3U KHyUtZxpPzitSXKWK7zA9DnJnIfbdpYiez+Mn+wFOgZSDWS2VzElB4A8WD2aWYcBAR hiYyZ06d0eFZMjHT8TvhHHSJILZsX5S32cnM+/xCywxyAgXzLNG/PLKFeEntYnKL2S 6TC8smY0KwwCA== From: Conor Dooley To: palmer@dabbelt.com Cc: conor@kernel.org, Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 1/6] dt-bindings: riscv: cpus: add a ref the common cpu schema Date: Sat, 10 Jun 2023 18:24:48 +0100 Message-Id: <20230610-pug-spending-d08d12d82e77@spud> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230610-snaking-version-81ae5abb7573@spud> References: <20230610-snaking-version-81ae5abb7573@spud> MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=1511; i=conor.dooley@microchip.com; h=from:subject:message-id; bh=xnf8UGz7+fdKaOoNLsbw78HDVnw230rwRyuBbYLfg8w=; b=owGbwMvMwCFWscWwfUFT0iXG02pJDCktGx9UJssHfHvwY+PljWGJP0PXTU2uu+Pq+UymX9y7q 3kGC6tmRykLgxgHg6yYIkvi7b4WqfV/XHY497yFmcPKBDKEgYtTACYyI4ORYRVHoZ/YtQtGPx2u JXFHR1RITHu2MOQcx6JIlwe1n22nqTP84Y9vfS6g+bQtM2Bp7tsFOec36DPtP9bd8PHzhZVv2m6 8ZwQA X-Developer-Key: i=conor.dooley@microchip.com; a=openpgp; fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230610_102514_627475_7D8F5642 X-CRM114-Status: UNSURE ( 9.33 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Conor Dooley To permit validation of RISC-V cpu nodes, "additionalProperties: true" needs to be swapped for "unevaluatedProperties: false". To facilitate this in a way that passes dt_binding_check, a reference to the cpu schema is required. Disallow the generic cache-op-block-size property that that drags in, since the RISC-V CBO extensions do not require a common size, and have individual properties. Signed-off-by: Conor Dooley --- Documentation/devicetree/bindings/riscv/cpus.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index 3d2934b15e80..e89a10d9c06b 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -23,6 +23,9 @@ description: | two cores, each of which has two hyperthreads, could be described as having four harts. +allOf: + - $ref: /schemas/cpu.yaml# + properties: compatible: oneOf: @@ -98,6 +101,9 @@ properties: $ref: "/schemas/types.yaml#/definitions/string" pattern: ^rv(?:64|32)imaf?d?q?c?b?k?j?p?v?h?(?:[hsxz](?:[a-z])+)?(?:_[hsxz](?:[a-z])+)*$ + # RISC-V has multiple properties for cache op block sizes as the sizes + # differ between individual CBO extensions + cache-op-block-size: false # RISC-V requires 'timebase-frequency' in /cpus, so disallow it here timebase-frequency: false From patchwork Sat Jun 10 17:24:49 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 13275021 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 06675C87FDC for ; Sat, 10 Jun 2023 17:25:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=PURhvgcnGGuBjKdIv2BICPgaQQ59T4Q086wo68huqyE=; b=H7J9s3ne7uc5Zn 8PiRLRm1PKsmQYtFJR1XgBA957zI4XnoAbHvPD1Eh+q5VIKCQi7w9b1wkUBL0B2M32eyF/lSwjH6I xiWGUgFMkj8oEwlMk+nwlMppNyq5UPGLIgZNbq2Ql6Dbe58s+pnsrJKv0nVDP0wlAa1fnQ1f/bfkf CFHaCazijE3EraJJwgwV7Af7bIS6TyyiV7knjNToIcU5qxVvXW7K80uSjsgZKdbkInvvT91haykB8 T+ddit5IlRg2C/mMal79s+2wnMkOfYrCm7S61/EAFPCGYRz8l2f4i4yyWpoMxaXK5l43id1iWg1s1 UlaV8i/wjeN1mRfPINhA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q82L1-00GesA-0w; Sat, 10 Jun 2023 17:25:19 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q82Kw-00Geqe-3A for linux-riscv@lists.infradead.org; Sat, 10 Jun 2023 17:25:16 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 8C76A615D9; Sat, 10 Jun 2023 17:25:14 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 19A51C4339C; Sat, 10 Jun 2023 17:25:11 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1686417914; bh=3wpZ8o+35iL6424lyV2DUmQ6SjU6/eZ7YzznRGiRZCs=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ErJlmji9Custi1BOYzOMGjAI58K4rcxusnBFYJ+9i875fwP/pg5q/9okCyYp3egqx gq68ML+QfH7Uw96mEvB+u6912njCHEy9yoOJNy6CVS1jqX+v+I11NWJGvR+A+yWYZa arMCDeystOsRagfgbuiItdVZN/1vOeCLipkxlnHuoqjporSl+XhHNC44iFOo+ctUMz YrnrLsRkGQgDP4K/rI4A+X1voa2jTnWZGccQwIltHa+P068e19sZR8tz3Ts8GSGXGQ 4urtmB0yAqCIVmzZ6lIXDz3U+x/Zr2WzQuNXo50NWtgaJxIF1gFCSeafLdOxBMM/NH ulIy63uO1MWiQ== From: Conor Dooley To: palmer@dabbelt.com Cc: conor@kernel.org, Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 2/6] dt-bindings: riscv: cpus: allow clocks property Date: Sat, 10 Jun 2023 18:24:49 +0100 Message-Id: <20230610-purge-pretended-a0815886d300@spud> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230610-snaking-version-81ae5abb7573@spud> References: <20230610-snaking-version-81ae5abb7573@spud> MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=880; i=conor.dooley@microchip.com; h=from:subject:message-id; bh=56khd3m28bySZd+RhG9G5vkREjzLjNJIdu3gjjupwM4=; b=owGbwMvMwCFWscWwfUFT0iXG02pJDCktGx9UJhbyHuKe7mvttKJwMtO1NM4DDMaCBrsTq4rsu BZkdod3lLIwiHEwyIopsiTe7muRWv/HZYdzz1uYOaxMIEMYuDgFYCIpuYwMHfcmPzA7naHwdvrP VT/POu8sjSs2PHN/4pKvjM9zL1RM3sXwv0Rr7mbOu2X+rrYHTy15/l027OB+w4VBHb8YnbxEDnz RZgIA X-Developer-Key: i=conor.dooley@microchip.com; a=openpgp; fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230610_102515_058875_B0AD59CF X-CRM114-Status: UNSURE ( 9.63 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Conor Dooley Having disallowed additionalProperties, dtbs_check complains about unevaluated clocks properties. Permit a single clock, as that's all any current dts uses. Signed-off-by: Conor Dooley --- Documentation/devicetree/bindings/riscv/cpus.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index e89a10d9c06b..3808a6703b2d 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -58,6 +58,9 @@ properties: Identifies that the hart uses the RISC-V instruction set and identifies the type of the hart. + clocks: + maxItems: 1 + mmu-type: description: Identifies the MMU address translation mode used on this From patchwork Sat Jun 10 17:24:50 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 13275022 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E5151C7EE29 for ; Sat, 10 Jun 2023 17:25:25 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=wboUsb0vycI9yd9Igvt5avu2hydxdTlbTk/2lP6a5rc=; b=1JJUeJKlJpLUAf c4/GhxRVUv7ihURQwYRmxH9IfiJafYhOHVKke1bKGh8yKteYs9K8xAz4YfMLTD4WSg1Q4ipGFJ+Zm T7MYqrGa9lL7pXPG1hWP2pZp2FaKfocqStwLiNr6mC5W45UPNQz5hUNsKNn992Q2pLCZcFJMMh6mX /wfYdz4O7PMw5kmiF6UsyGhtlTCkr8TaCkDWRpu+0IVW2GzGfz69gDlG+WucNIPD1fs8C6wZ5cYyl DDZMhPx28ykOBDi9T22p/6U7lVDQik8Jmy3DaHSmxGR0+vvWHFGihC7GruSnb8ZcS6BUzxlqzy0gK VOCyQV46M/FILIpMsQGg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q82L2-00Gesi-2s; Sat, 10 Jun 2023 17:25:20 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q82Kz-00GerI-0o for linux-riscv@lists.infradead.org; Sat, 10 Jun 2023 17:25:18 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id CF66661567; Sat, 10 Jun 2023 17:25:16 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 6377EC4339E; Sat, 10 Jun 2023 17:25:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1686417916; bh=v1UrSNfLWrNGAmPVc1KJdoO4pG/6O2Mh0GZGIPz0/A4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ORGAxlFHkQ3ZHHANOC+UtsEuLI10MLZoN3T99DVNonN7otkMYIeJ44lVXOemdQsyL 6ZoeJemcCEjkZptDvm5nsAQorTHdZ0ysKFPuSo0Y/u83RC3mE7EZyUOW1/IDfPswyt ZqcZOru4TLVacbE3pYEpCzNJuqvRYVRLUgI0rqLR0C8U15VzEGA+XrgLL6Z8/YGuPp Em72uhsR9xWc0iVxtDb5evaBcDfhkSUr4AMWU+3Y3+7tUYb5F0sTqUcz6kkOChD3PE exJeMReWwrUmAD319dGgOXtqQy6J3TPRtd6PCBoYCJfKyjkmmf9i1RPhaIuZC7sN+G kmkh71DajuYig== From: Conor Dooley To: palmer@dabbelt.com Cc: conor@kernel.org, Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 3/6] dt-bindings: riscv: cpus: add a ref to thermal-cooling-cells Date: Sat, 10 Jun 2023 18:24:50 +0100 Message-Id: <20230610-antiques-provoking-f58da8e39262@spud> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230610-snaking-version-81ae5abb7573@spud> References: <20230610-snaking-version-81ae5abb7573@spud> MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=810; i=conor.dooley@microchip.com; h=from:subject:message-id; bh=X44cJQynNyxLh/lbSBWZ7y3BLAT7CFQ+L40vuT60PNk=; b=owGbwMvMwCFWscWwfUFT0iXG02pJDCktGx8qCVzRUiqUtpi0QbWzUzFQYdEurTsR2o0zLj2Kf 9TIz2XeUcrCIMbBICumyJJ4u69Fav0flx3OPW9h5rAygQxh4OIUgIm4b2Vk2C6ztf3XTmPzUo0f oQ8/N867LCZ+qKmRPyZBtvT92ZXqFowM+zkFpp++bHgsqDOSqS9dz7Slfsq5pV1c2+oSutfq3r7 EDgA= X-Developer-Key: i=conor.dooley@microchip.com; a=openpgp; fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230610_102517_331742_30356612 X-CRM114-Status: UNSURE ( 9.69 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Conor Dooley With "additionalProperties: true" removed from cpus.yaml, dtbs_check complains that #cooling-cells is a disallowed property. Add a ref to the binding in which it is defined to satisfy the checks. Signed-off-by: Conor Dooley --- Documentation/devicetree/bindings/riscv/cpus.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index 3808a6703b2d..9bf2b72a9460 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -25,6 +25,7 @@ description: | allOf: - $ref: /schemas/cpu.yaml# + - $ref: /schemas/thermal/thermal-cooling-devices.yaml# properties: compatible: From patchwork Sat Jun 10 17:24:51 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 13275023 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6FA0AC7EE2F for ; Sat, 10 Jun 2023 17:25:27 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=sW8wKyCmoshHcdJPlmUMp2JgM/epImdwJEjJ5cDJE1s=; b=wsdGQyXnv9ce4J gwDcLquP3FLihr/WoRATbB9BqA2eR00vFmmQphshqEk3zBGn35e01OnEbSSspve1ufn2FxoBPjyOp 9gOK75nahlL7XcW3rTrwiqKgRiKcitewDH8ZooP9lOWTihZmnvPhripYpnVLczpqWGdKpyQHyBndC TyV7DGl4Bj0uQwzK5H7q1Y8/eynFfqvah6TE4NJP82gRiR1+t1lDvw17kz3yZaHE12SiX2f0bdbI7 QfgB22qu1Tq89ZQlz7BuCK14jcBwxE7jv7D+wCE9VXELBtM7XRCeqQrfgUTMoqn0CS7q/JZsAC35j CBJ6KUFkhFWq4YsTwlJw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q82L5-00Getg-1k; Sat, 10 Jun 2023 17:25:23 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q82L1-00Ges9-1j for linux-riscv@lists.infradead.org; Sat, 10 Jun 2023 17:25:20 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 1E59F61010; Sat, 10 Jun 2023 17:25:19 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id A6A38C433EF; Sat, 10 Jun 2023 17:25:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1686417918; bh=/RSEb/8qn2JLiYhnJeSUa2LgkGU8ITV00j06razkRQE=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=MKz//IfoXGIJk1GU06Ba9/I9/7ZmNONwLt8CzK8x+IPV1H2itwjKDt/WpAXMZ/Amc AqN5ATQtQql23Uq/mZ6VIOLcHi1v4bAfwmLIDT9Z1TgnrhgYZ/zF1qEnl7pk4f7xGx iCU/r7kifl4RxHD9wz6lp431152q8xA2CN27MgZe9++mn1A2Tatx7W/5L9vLw5F64I 3FUcPpMi13EQiAFRr05KldhNeCp21j/bA/c2XJ0CYklvOzNpbh+xWdq19ZvEFl6Jp6 qP0eQbxQ+6lC5KDwZ1MIPk5i0VK6BskVlgbGkYroaqAbpCJenkD4wLo72Udl7cHzfN FekWYHTiBr7Aw== From: Conor Dooley To: palmer@dabbelt.com Cc: conor@kernel.org, Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 4/6] dt-bindings: riscv: cpus: permit operating-points-v2 Date: Sat, 10 Jun 2023 18:24:51 +0100 Message-Id: <20230610-jacket-king-486b50a4e01d@spud> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230610-snaking-version-81ae5abb7573@spud> References: <20230610-snaking-version-81ae5abb7573@spud> MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=888; i=conor.dooley@microchip.com; h=from:subject:message-id; bh=ZN0D8JIh0ZTCyrgQ1QBX5wAql6+LOTcbl870BurJKZA=; b=owGbwMvMwCFWscWwfUFT0iXG02pJDCktGx/mXXoWcv3avliRBZZNMf9TLI7OKN/09sEutSJJ7 Q153Jted5SyMIhxMMiKKbIk3u5rkVr/x2WHc89bmDmsTCBDGLg4BWAivssY/ie6r/idKv/Wdo+z 08cdf0xZKwLWv9qWEJJ0/aDLc0u3/yGMDOfu8/z7eebuqzD7pZlX1Tezb5mWH/+Z8dTfhz0v5ty oe8kFAA== X-Developer-Key: i=conor.dooley@microchip.com; a=openpgp; fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230610_102519_618884_D19BA5E4 X-CRM114-Status: UNSURE ( 9.62 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Conor Dooley To allow setting "unevaluatedProperties: false" for cpus.yaml, permit the operating points property for RISC-V cpu nodes. Signed-off-by: Conor Dooley --- Documentation/devicetree/bindings/riscv/cpus.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index 9bf2b72a9460..00d1e273f1a9 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -108,6 +108,7 @@ properties: # RISC-V has multiple properties for cache op block sizes as the sizes # differ between individual CBO extensions cache-op-block-size: false + operating-points-v2: true # RISC-V requires 'timebase-frequency' in /cpus, so disallow it here timebase-frequency: false From patchwork Sat Jun 10 17:24:52 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 13275024 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 1D6B9C7EE29 for ; Sat, 10 Jun 2023 17:25:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Nz/WMEFkhUTkAzsFhDRHvKmxX8QaMLrqEf7v/mGQ3ho=; b=zPFz2ZyVunxuNN XtSxKNR9A5s2d/jjeijav66jwl1i3AfQPK+7jeOQrND7a2krVsMDbZxFDnirnq842ooiS9JeTjyUR +znm9l+tYolUFtu6gt1dpejVl92pkJhK+B8rNgO8c381R9Z1BtRlWG+k5kmoE+ERVHXfr+aM2P394 55aqtNWSmPFBuvuFPACzBnmuvWwJpSmdTJrcWVeGg7scGKRwUc8XQ4y5wb9Aak9vCTn2LbrcJEiCU Gl3mte2ujyyGQ6uLou2BENTYdRPiI1sueprbVRYOpI1+Ykvx6Z+NIVuZx8GlDPmSqKTtQu4E03yjP xtoNtTz5fh6x8aWqiQVg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q82L7-00GevL-0R; Sat, 10 Jun 2023 17:25:25 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q82L3-00Get4-2p for linux-riscv@lists.infradead.org; Sat, 10 Jun 2023 17:25:23 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id 6C3E6611A5; Sat, 10 Jun 2023 17:25:21 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id ED653C4339E; Sat, 10 Jun 2023 17:25:18 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1686417920; bh=hm8DFtI0+spkXUeJgFAB5WoC+koaV/CfCqr4C9q9gnA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=HFjqa4SyfhT6CpI0rgZuv7zUWeXAq40+W98EwPO70oi7ZQc+vq7zs6NtCYQbRhUO0 RVPxmZM7MUiOLJ3xgULwcdDPAGtprU2eggSwt0d61GgHaCJc34Jr5F+Y79iPFNN7eQ ozZVS6rsMywFaXbvux5cXvJxrsjiww6Kz7c49pXaURJWFPHVtg07KglrRX2c4PTy2W KUPdxIixl9LTNsUtmeJCykDF+oxZKmA79LHPGREA8frTZX0XYkx9zpEHtEYNkd7gdz jnH5KfFks8DiP1WzD1Z2+KB/4+kNy584yFK1FKjYSH4SiHsCVgHI/nlqV167kI6pu6 tVf8eLQdB2UUQ== From: Conor Dooley To: palmer@dabbelt.com Cc: conor@kernel.org, Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 5/6] dt-bindings: riscv: cpus: document cpu-supply Date: Sat, 10 Jun 2023 18:24:52 +0100 Message-Id: <20230610-quaintly-eastcoast-c006ff4ce942@spud> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230610-snaking-version-81ae5abb7573@spud> References: <20230610-snaking-version-81ae5abb7573@spud> MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=849; i=conor.dooley@microchip.com; h=from:subject:message-id; bh=f3zWC+rsKH2/myZR3Jx3qGAL8gTZdvoMweP7fwlgFq4=; b=owGbwMvMwCFWscWwfUFT0iXG02pJDCktGx8u3/X1x4NSbceCwBLds7qTVCYkvr+r+mprrELeT dvuM5OzOkpZGMQ4GGTFFFkSb/e1SK3/47LDuectzBxWJpAhDFycAjCRjc8YGS4/ds35MPtkR/2L g8F9lh4ub7Um/zWOMIyusfTaqd2f/4KR4YaSrKbsw58LTt9NNbeaW/WIKT3obUSkH9fkvFVf5zx 9zQgA X-Developer-Key: i=conor.dooley@microchip.com; a=openpgp; fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230610_102521_954523_D2081FE1 X-CRM114-Status: UNSURE ( 9.47 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Conor Dooley To facilitate switching to "unevaluatedProperties: false", document the cpu-supply property that is already in use in several Allwinner devicetrees. Signed-off-by: Conor Dooley --- Documentation/devicetree/bindings/riscv/cpus.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index 00d1e273f1a9..5e2db35411f1 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -62,6 +62,10 @@ properties: clocks: maxItems: 1 + cpu-supply: + description: + Regulator supplying the CPU's power rail. + mmu-type: description: Identifies the MMU address translation mode used on this From patchwork Sat Jun 10 17:24:53 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Conor Dooley X-Patchwork-Id: 13275025 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 724E1C7EE43 for ; Sat, 10 Jun 2023 17:25:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=EeApfGgXR/swgzr4tGyXnDOgvPBWxjhysrRlJ1ZjV/0=; b=YkTbwKZYHVFGO1 FT8quZFo1cUDz+ddrerkOVojvec7oHq3Q9Y38rNbyPzKyv06PpWaQXo0LEFnCjEHh+/WzTPpRVWrX lBI0xJnJfBp8asxPxekiTixhkumAXrXANEYxnver+jnIagG1YNWwU3t0Fc41qC8+G86uanlf+ksMi a1LRiWkxHQnKlnXFdYtu0OB32SiheXDqwQQ8tFme+3Bdz538ycK/QdDUCgZB8esvUtTSxs2Ub60Th 8RSIKGPCCIyQc6Oe/QQEI0+6w6BgJ6WydWtCHY8HQxhslc/l2GnxvHW1vjkQDPXQtpeap+ooDAWGh r9yybZBFazbAi9zCJXNw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1q82L8-00GewT-2l; Sat, 10 Jun 2023 17:25:26 +0000 Received: from dfw.source.kernel.org ([2604:1380:4641:c500::1]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1q82L6-00Getv-0P for linux-riscv@lists.infradead.org; Sat, 10 Jun 2023 17:25:25 +0000 Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id B0FD761567; Sat, 10 Jun 2023 17:25:23 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 46019C4339C; Sat, 10 Jun 2023 17:25:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1686417923; bh=tuqTKew1pmcWljWXjwIE2elKVYInmZpla1AX7Tht4Qg=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=oXBwE1ORTw48+VW7+mlJJrrhcA7HLqhUB+nf5HY9Xlztjidq61XVGXytcYEQ27ptM oPpZIvwcgdui/Bsiuj8ikSTclKZmSBL0Fpw8tEMETxt9E4ldi1j6ZR5+z1dle3spBL wcjZDQsaZ0pTRoJHgtkRSyjxxVFsNFVzxLFcAHHtoA7qmFzNxAQH0zSEjXpcave89b HhrC0EUXy6Q9al2iAxrIrirv5TcOfu18jvi1jYhVb1c3ven+s2sJbBZ2fgkM0Tjg8P 0WlQ4UueYqc89YpUZ0NtyDYHSsZn5kOaAvC3ElstCieo4nOwZ3wBXAXqK9hm3FEWsa c6qqVxvh9NPsg== From: Conor Dooley To: palmer@dabbelt.com Cc: conor@kernel.org, Conor Dooley , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , linux-riscv@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v1 6/6] dt-bindings: riscv: cpus: switch to unevaluatedProperties: false Date: Sat, 10 Jun 2023 18:24:53 +0100 Message-Id: <20230610-koala-bronze-3592637a5d1f@spud> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230610-snaking-version-81ae5abb7573@spud> References: <20230610-snaking-version-81ae5abb7573@spud> MIME-Version: 1.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=729; i=conor.dooley@microchip.com; h=from:subject:message-id; bh=vzC5e7CTr+OJcy6GMX4g4oH7k/Hrsknp/1aNi4L7f2Y=; b=owGbwMvMwCFWscWwfUFT0iXG02pJDCktGx+emDH74qOflh+v/bC2/ByocltEcKedr2dId+3rg y9OGvwV6ShlYRDjYJAVU2RJvN3XIrX+j8sO5563MHNYmUCGMHBxCsBEslkZGRa+n5rY6vD+zadV fzef3sXSf+O60tuuSwaS0Y+3dfZrOUQy/BVsc8h4+GVB96vqpUc45tqt/jN/+kOpuoft/5cVu56 uCOUEAA== X-Developer-Key: i=conor.dooley@microchip.com; a=openpgp; fpr=F9ECA03CF54F12CD01F1655722E2C55B37CF380C X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230610_102524_207275_C0C4C15B X-CRM114-Status: GOOD ( 10.58 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org From: Conor Dooley To permit validation of cpu nodes, swap "additionalProperties: true" out for "unevaluatedProperties: false". Signed-off-by: Conor Dooley --- Documentation/devicetree/bindings/riscv/cpus.yaml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index 5e2db35411f1..d82d5c872a0e 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -152,7 +152,7 @@ required: - riscv,isa - interrupt-controller -additionalProperties: true +unevaluatedProperties: false examples: - |