From patchwork Wed Feb 13 15:44:39 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Palmer Dabbelt X-Patchwork-Id: 10810191 Return-Path: Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org [172.30.200.125]) by pdx-korg-patchwork-2.web.codeaurora.org (Postfix) with ESMTP id 32A611399 for ; Wed, 13 Feb 2019 15:47:06 +0000 (UTC) Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1]) by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 1FBEB2D959 for ; Wed, 13 Feb 2019 15:47:06 +0000 (UTC) Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486) id 145392D98A; Wed, 13 Feb 2019 15:47:06 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on pdx-wl-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.7 required=2.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,MAILING_LIST_MULTI autolearn=ham version=3.3.1 Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by mail.wl.linuxfoundation.org (Postfix) with ESMTPS id A33BB2D959 for ; Wed, 13 Feb 2019 15:47:05 +0000 (UTC) Received: from localhost ([127.0.0.1]:58854 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gtwka-0003Rg-V2 for patchwork-qemu-devel@patchwork.kernel.org; Wed, 13 Feb 2019 10:47:05 -0500 Received: from eggs.gnu.org ([209.51.188.92]:56311) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gtwiy-00027C-KM for qemu-devel@nongnu.org; Wed, 13 Feb 2019 10:45:26 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gtwiw-0006pg-O7 for qemu-devel@nongnu.org; Wed, 13 Feb 2019 10:45:24 -0500 Received: from mail-pg1-x542.google.com ([2607:f8b0:4864:20::542]:38305) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gtwiq-0006SY-P1 for qemu-devel@nongnu.org; Wed, 13 Feb 2019 10:45:20 -0500 Received: by mail-pg1-x542.google.com with SMTP id g189so1300765pgc.5 for ; Wed, 13 Feb 2019 07:45:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=subject:date:message-id:cc:from:to; bh=qlMhvYAOFI3D6uuQEpyabonaU4eIOLMPfvNOojZcFbo=; b=hXme8pvx03c6kxfz3WD/1dlGGbY/6qJPonoY032FBtea3oHBBrhPNn7Hocqm/eM+wU Py0Rb7+7E4j8wZJ1EIVKSoOdJ4k2C65Mq9nMedECbXtt74ebsszXzY7K7vS+g8RI5ff+ c5sJEAlQw2CiP66RZrdVz7P5Ed7aDsIYh4su21+psTpzgZmBjTEjz8Y8SqXhy/pmCERV ZNq5z61oAiGqymjk1TyAydwHIMUJr+dyoxHMR7DDdzuK8ORoU7r8yDDBt7nmqCGHLe9B 1jWMf2/+z71zPGAQrpSFhafBxmk24qaP4Fq88nflakXyMmYs4RWfFtSVVhj/mzFuIAPB VLYw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:date:message-id:cc:from:to; bh=qlMhvYAOFI3D6uuQEpyabonaU4eIOLMPfvNOojZcFbo=; b=TMgFUNNilb0ER5hhcI3dDkHsdNHptroZhHKvh4Uh7YUSvH3pG+tBjr/DJGL1mwuPjT nl+X7Q084Q7weRLMLA1XHmQFSXW/43oMidTuAFvQVl7M+wJe6lmTDwEk+mciGJnpGHKB YPBLE++A6D/0d2LfUwpvgz8BUAe1+9BOvyoygzaXf39GCbEmLE7C1FML+6Rc+1lo6TmH iwXJ825Jsp6HcNwwmslcxEHlv/aHsnYaC+1EvKdnsAFvjw9nopj3N/ERO92XFYu7MlxD IgOE3z+Qqe5EJO7Hhpi6Kvg78s4lA+nXq98z9MzvLpNqbmKPS4NdgZz7jQT7jp3WpQJb GiCg== X-Gm-Message-State: AHQUAubr9C1/j9YzrprtQ+ayXBnUa1ojJHOGteNT6UQyV1Ky5daWCLMz PqXtjnABjWMjVA1Ow9G3aHIlcL/mhFU= X-Google-Smtp-Source: AHgI3IY0l3D1kCkcoWE1HtQe84D+7YZjzBPNUa78R7VWxE8mhuCxULrod2xEKeAPS4pVwGaA1cKQQQ== X-Received: by 2002:a63:e915:: with SMTP id i21mr965199pgh.409.1550072701861; Wed, 13 Feb 2019 07:45:01 -0800 (PST) Received: from localhost ([12.206.222.5]) by smtp.gmail.com with ESMTPSA id v11sm26350070pfa.49.2019.02.13.07.45.00 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 13 Feb 2019 07:45:00 -0800 (PST) Date: Wed, 13 Feb 2019 07:44:39 -0800 Message-Id: <20190213154450.14749-1-palmer@sifive.com> X-Mailer: git-send-email 2.18.1 From: Palmer Dabbelt To: Peter Maydell X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::542 Subject: [Qemu-devel] [PULL] RISC-V Patches for the 4.0 Soft Freeze, Part 1 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-riscv@nongnu.org, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+patchwork-qemu-devel=patchwork.kernel.org@nongnu.org Sender: "Qemu-devel" X-Virus-Scanned: ClamAV using ClamSMTP merged tag 'pull-tcg-20190211' Primary key fingerprint: 7A48 1E78 868B 4DB6 A85A 05C0 64DF 38E8 AF7E 215F The following changes since commit 22c5f446514a2a4bb0dbe1fea26713da92fc85fa: Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190211' into staging (2019-02-11 17:04:57 +0000) are available in the Git repository at: git://github.com/palmer-dabbelt/qemu.git tags/riscv-for-master-4.0-sf1 for you to fetch changes up to 40e46e516d90c2dfe8e8de3741c1c65f1b526502: riscv: Ensure the kernel start address is correctly cast (2019-02-11 15:56:22 -0800) ---------------------------------------------------------------- RISC-V Patches for the 4.0 Soft Freeze, Part 1 This patch set contains a handful of patches I've collected over the last few weeks. There's nothing really fundamental, but I thought it would be good to send these out now as there are some other patch sets on the mailing list that are getting ready to go. As far as the actual patches, there's: * A set that cleans up our FS dirty-mode handling. * Support for writing MISA. * The removal of Michael as a maintainer. * A fix to {m,s}counteren handling. * A fix to make sure the kernel's start address is computed correctly on 32-bit targets. This makes my "RISC-V Patches for 3.2, Part 3" pull request defunct, as it contains the same patches but based on a newer master. As usual, I've tested this using a Fedora boot on the latest Linux. This patch set does not include Bastian's decodetree patches because there were some merge conflicts and while I've cleaned them up I want to get a round of review first. ---------------------------------------------------------------- Alistair Francis (2): RISC-V: Add priv_ver to DisasContext riscv: Ensure the kernel start address is correctly cast Michael Clark (5): RISC-V: Implement mstatus.TSR/TW/TVM RISC-V: Use riscv prefix consistently on cpu helpers RISC-V: Add misa to DisasContext RISC-V: Add misa.MAFD checks to translate RISC-V: Add misa runtime write support Palmer Dabbelt (1): MAINTAINERS: Remove Michael Clark as a RISC-V Maintainer Richard Henderson (2): RISC-V: Split out mstatus_fs from tb_flags RISC-V: Mark mstatus.fs dirty Xi Wang (1): target/riscv: fix counter-enable checks in ctr() MAINTAINERS | 1 - hw/riscv/sifive_e.c | 2 +- hw/riscv/sifive_u.c | 2 +- hw/riscv/spike.c | 2 +- hw/riscv/virt.c | 2 +- linux-user/riscv/signal.c | 4 +- target/riscv/cpu.c | 2 +- target/riscv/cpu.h | 31 ++--- target/riscv/cpu_bits.h | 11 ++ target/riscv/cpu_helper.c | 10 +- target/riscv/csr.c | 103 ++++++++++++---- target/riscv/fpu_helper.c | 6 +- target/riscv/op_helper.c | 47 +++++--- target/riscv/translate.c | 290 +++++++++++++++++++++++++++++++++++++++------- 14 files changed, 400 insertions(+), 113 deletions(-)