From patchwork Mon Jan 22 08:04:58 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jingbao Qiu X-Patchwork-Id: 13524905 X-Patchwork-Delegate: mail@conchuod.ie Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 98AF8C47DAF for ; Mon, 22 Jan 2024 08:05:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=+oeHsPb4lG+0kbM6PrccuFIbZYnWVbzPw6ub7DL+EeI=; b=Y+iTUuAaRVk4G3 glyQMzbCu5aINlgdXPLE0eKCTDNnoazM+d+8u00F6+0jnXC50EHLNwnEEW0Ege6TeLLWk/7cnXS27 RGB/1xtY2WCfbGCUg8h/8VFa2EXQzcmww7IbZe7DrNa0JUu0fU1S4gGkXq0vd1e5FSwB0PZqMJ1P8 UpcNCwzLQMswq40k+17FHK6IEZx7D5x9gaoyZXqhpDcoLbv+lFF42L2GaZkbnaSfFmayhDSfH5O/Z 8uc2WA4uXCXRk74ZvF9Z2H8W4PUs4X1QX/WnqctSrzguZEEd6yhmZJCzkPBrW/eyRflE0tZ1YJlr7 xuvccyImplPjNMqzD2Og==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rRpIw-00AyP1-0T; Mon, 22 Jan 2024 08:05:14 +0000 Received: from mail-pf1-x430.google.com ([2607:f8b0:4864:20::430]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rRpIr-00AyNX-2C for linux-riscv@lists.infradead.org; Mon, 22 Jan 2024 08:05:13 +0000 Received: by mail-pf1-x430.google.com with SMTP id d2e1a72fcca58-6dbb26ec1deso2987751b3a.0 for ; Mon, 22 Jan 2024 00:05:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1705910708; x=1706515508; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+VzQb+78mErpWHlkUlL4Km28JBu20sjS8OQqy5uchPM=; b=J1ti9nv6CiiCKsZ6LmGJqQusy5t6Vl5/Du7M3MVl3MAONwfl/zUb/jhesBmgj9FmZ4 5hAzd3zTspqBSi6PCy4DZFhHeOBJzJaH4bl9nwUrKRbYXmC+d9SWgM2S1bQC4quUkgjr CVBwndtdmBKANGj3jpHjYjzna40LrWw139cFB6xLb0uv8w8Accn/nw8Fe3WZyZ01+cCl kU9G9jGqUWZWoUhvMPislI+H35fTClPReR7Dm9DSEkWpPewCkSVlgJ7VOVG04XFAVSNG dbDCGlVASfRcrSRQakDdRQ/w2H2i0520EE8JKjN5imjJ+EPt3fD8BgTVE1bysGArvszI gE9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1705910708; x=1706515508; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+VzQb+78mErpWHlkUlL4Km28JBu20sjS8OQqy5uchPM=; b=fdSQ3gRv6GxqT81RT6zQLsfnML8mo6mRiWnDpGGKJTQ+ALaJPcMp6gb3PoFZdIVw3q d0WPmA6b+ML2EBWAsIG/+22yWTvBYt7WuhgNV7YwyanC5SoJcZbQL1IJP4nfk5Jdm6yY obwnodZbXn65DEYWj6mYdH96AlZsEZNbxGNgceC8aBkWROGCHXcBrgMdS9T+FoHr5lLn 8HLCLWFjS8bziLgTm/TaQZn40zyZuuYRvCOLyj59S+0pcvlSc9iR1ykt/qatMMgVbSWC dcEqChJ9Ee8gGiTKb7HfnSxU4sZtGmFEI7FL/WNjuuj04s39vToK5d7bGb2q2wpNKD2n yL8A== X-Gm-Message-State: AOJu0Yxr1bbFrl45iyhvd0DYql5P8D8ZlW3O8eVgiWYNfbHfZmNqddGZ M6LJTqPNAq7k5rHMF07ewud2RSNRt+V1e1IYYSdwrsgXzKFD14If X-Google-Smtp-Source: AGHT+IFPmqfjE+LH1PjRwOedBBf9rGpKNqOBP361A/qQuNG31+HVCNCkO6XVUJn1u/MZxSl83p34fQ== X-Received: by 2002:a05:6a20:2d25:b0:199:b9ad:5ccb with SMTP id g37-20020a056a202d2500b00199b9ad5ccbmr5940597pzl.113.1705910707528; Mon, 22 Jan 2024 00:05:07 -0800 (PST) Received: from localhost ([46.3.240.108]) by smtp.gmail.com with ESMTPSA id k9-20020aa792c9000000b006d9bf45436asm9137895pfa.48.2024.01.22.00.05.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Jan 2024 00:05:07 -0800 (PST) From: Jingbao Qiu To: alexandre.belloni@bootlin.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, chao.wei@sophgo.com, unicorn_wang@outlook.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org Subject: [PATCH v7 1/3] dt-bindings: rtc: sophgo: add RTC support for Sophgo CV1800 series SoC Date: Mon, 22 Jan 2024 16:04:58 +0800 Message-ID: <20240122080500.2621-2-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240122080500.2621-1-qiujingbao.dlmu@gmail.com> References: <20240122080500.2621-1-qiujingbao.dlmu@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240122_000509_719588_5A53EDA2 X-CRM114-Status: GOOD ( 12.63 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add RTC devicetree binding for Sophgo CV1800 SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Jingbao Qiu --- .../bindings/rtc/sophgo,cv1800-rtc.yaml | 53 +++++++++++++++++++ 1 file changed, 53 insertions(+) create mode 100644 Documentation/devicetree/bindings/rtc/sophgo,cv1800-rtc.yaml diff --git a/Documentation/devicetree/bindings/rtc/sophgo,cv1800-rtc.yaml b/Documentation/devicetree/bindings/rtc/sophgo,cv1800-rtc.yaml new file mode 100644 index 000000000000..b36b51a69166 --- /dev/null +++ b/Documentation/devicetree/bindings/rtc/sophgo,cv1800-rtc.yaml @@ -0,0 +1,53 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/rtc/sophgo,cv1800-rtc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Real Time Clock of the Sophgo CV1800 SoC + +description: + Real Time Clock (RTC) is an independently powered module + within the chip, which includes a 32KHz oscillator and a + Power On Reset/POR submodule. It can be used for time display + and timed alarm generation. In addition, the hardware state + machine provides triggering and timing control for chip + power on, off, and reset. + +maintainers: + - Jingbao Qiu + +allOf: + - $ref: rtc.yaml# + +properties: + compatible: + const: sophgo,cv1800-rtc + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + +unevaluatedProperties: false + +examples: + - | + #include + + rtc@5025000 { + compatible = "sophgo,cv1800-rtc"; + reg = <0x5025000 0x2000>; + interrupts = <17 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&osc>; + }; From patchwork Mon Jan 22 08:06:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jingbao Qiu X-Patchwork-Id: 13524907 X-Patchwork-Delegate: mail@conchuod.ie Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A283AC4725D for ; Mon, 22 Jan 2024 08:07:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-ID:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=sFUEvyTxAVPW4QGQ8r6go+t84QMdCbXBGk4E60oMqUk=; b=X4QY9+H3kjlHfj jRbx7eKriOoXaaZQm1+Y2plLAKZqHdqE3EGqlKzNbNVCm85nM2F2xxgcvwmsWaxJK6A2dYGSOJvaX T2ZWBFDP6twBpSTjhF5HaeqYmBAFeAjAWtMTTXhqPq/MCqpympjIEB4qDbYXbUv9d8wt3HyFZ+pgh lpLklgxSDyZzQr2w5rLZPRp1GZggMkfJZMdZUOgfrajhl/rotGfGFYgZXj/HQ14bPrOSpxiVVi3Ic lV85T+ULBMGj+mA0jn5azN0p0wlPaCsMCnqC3PsLEkBgQXNGzNXpZTpEdssepevkbV7rYRfjs2M8d c8r99+jtZ+WHsxWENR2Q==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rRpLL-00AyyY-1F; Mon, 22 Jan 2024 08:07:43 +0000 Received: from mail-oo1-f50.google.com ([209.85.161.50]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rRpLI-00AyxQ-0V for linux-riscv@lists.infradead.org; Mon, 22 Jan 2024 08:07:42 +0000 Received: by mail-oo1-f50.google.com with SMTP id 006d021491bc7-598a5448ef5so1950571eaf.0 for ; Mon, 22 Jan 2024 00:07:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1705910795; x=1706515595; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=yYt1iYYu8y5X4WKAN21BcT55k/3WYhhR/r3DiZfbX9E=; b=T5pLJ7PV0TA0FXiPie45Q5N+Cwe4ACgFQH6Ju2burPELxmr52LoCmCYpWmLe9mSAjR zI86v7siyDi+W4u6OT39qPLVUsio/3KAZRIppUR9BDyaEd9VYq1yeDNv6EaFkJT2N59k rj5fyZCvPjQM4XlzAkRBolDrxne5OaJV1Ni0VYy69CRtGNcND4DrVkpUh1LNQ61qwBxM CBnoq/XyUc2DPCEYZTzDowXQkcsNIGlXSvEmkQvcKYgkBUVA1k46UiK7Zn591z4H08j4 +NHvldBIo1wIFQuNPBrTbD8jKrhw5biXOCq6q47+85/mRwPRoYBhPK6DBacyoeUk7J8t 14gA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1705910795; x=1706515595; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=yYt1iYYu8y5X4WKAN21BcT55k/3WYhhR/r3DiZfbX9E=; b=YWVCY67HqYzKKBqeCNvwiNlNM5OnwyLFBtpDuCDKRueoHdCfXDWLcmVzBjj58fTK3f dvIg6TFUdp+N9zmM0EK7yfq0g8kC5vfrJazbpj2jlCL+7YXAVH7AMbrOAoVmRsJTFVEO G8aNII4mmKP7erufh1dK55B3ta/zGgLLNXvooUdI4ub5MfzyUciN2VnRgRjCk2UhFOg0 pMpddt6IyoJxra3mPiB2/i9vi+XLISXqenXmZamN6aaToO5xtLuGQpDIr8SwVeEpDW8j XcW6thUyDk+cLUA2mLW3Yzb4N8rXWFPDNEIZtTjckzx8BQ5tUSQiNI/9F1/JSzccV/+V BTIA== X-Gm-Message-State: AOJu0YzXHOJpXiLPYbXgLpKuSqIaT2iKBF4g4c2DLNufzNRQUyMsVj0R aGmCpw5aT+2Ur7g2wjQxdLzWl9khzpRaTGgu1nIsiDGhYYA4Eghl X-Google-Smtp-Source: AGHT+IFp/7IQ+9OJHEql9p4DBa/xpL8mZ66kHL2spdwR0siNHlhiOU/cobAOyRERRmXo4P21tPNeDw== X-Received: by 2002:a05:6358:338c:b0:176:7be:3022 with SMTP id i12-20020a056358338c00b0017607be3022mr2184765rwd.44.1705910794324; Mon, 22 Jan 2024 00:06:34 -0800 (PST) Received: from localhost ([46.3.240.101]) by smtp.gmail.com with ESMTPSA id o8-20020a056a00214800b006d9a38fe569sm9021826pfk.89.2024.01.22.00.06.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Jan 2024 00:06:34 -0800 (PST) From: Jingbao Qiu To: alexandre.belloni@bootlin.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, chao.wei@sophgo.com, unicorn_wang@outlook.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org Subject: [PATCH v7 2/3] rtc: sophgo: add rtc support for Sophgo CV1800 SoC Date: Mon, 22 Jan 2024 16:06:30 +0800 Message-ID: <20240122080631.2880-1-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.43.0 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240122_000740_195071_6FEF8722 X-CRM114-Status: GOOD ( 24.66 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Implement the RTC driver for CV1800, which able to provide time alarm and calibrate functionality. Signed-off-by: Jingbao Qiu --- Depends on https://lore.kernel.org/all/IA1PR20MB4953C774D41EDF1EADB6EC18BB6D2@IA1PR20MB4953.namprd20.prod.outlook.com/ --- drivers/rtc/Kconfig | 7 + drivers/rtc/Makefile | 1 + drivers/rtc/rtc-cv1800.c | 406 +++++++++++++++++++++++++++++++++++++++ 3 files changed, 414 insertions(+) create mode 100644 drivers/rtc/rtc-cv1800.c diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig index 1ea9c7600150..3633f45c7fa0 100644 --- a/drivers/rtc/Kconfig +++ b/drivers/rtc/Kconfig @@ -1115,6 +1115,13 @@ config RTC_DRV_DS2404 This driver can also be built as a module. If so, the module will be called rtc-ds2404. +config RTC_DRV_CV1800 + tristate "Sophgo CV1800 RTC" + depends on ARCH_SOPHGO || COMPILE_TEST + help + If you say Y here you will get support for the RTC found on + CV1800 + config RTC_DRV_DA9052 tristate "Dialog DA9052/DA9053 RTC" depends on PMIC_DA9052 diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile index 31c4606fd9bf..a5fc78ac0094 100644 --- a/drivers/rtc/Makefile +++ b/drivers/rtc/Makefile @@ -42,6 +42,7 @@ obj-$(CONFIG_RTC_DRV_CADENCE) += rtc-cadence.o obj-$(CONFIG_RTC_DRV_CMOS) += rtc-cmos.o obj-$(CONFIG_RTC_DRV_CPCAP) += rtc-cpcap.o obj-$(CONFIG_RTC_DRV_CROS_EC) += rtc-cros-ec.o +obj-$(CONFIG_RTC_DRV_CV1800) += rtc-cv1800.o obj-$(CONFIG_RTC_DRV_DA9052) += rtc-da9052.o obj-$(CONFIG_RTC_DRV_DA9055) += rtc-da9055.o obj-$(CONFIG_RTC_DRV_DA9063) += rtc-da9063.o diff --git a/drivers/rtc/rtc-cv1800.c b/drivers/rtc/rtc-cv1800.c new file mode 100644 index 000000000000..fbf2e575ea94 --- /dev/null +++ b/drivers/rtc/rtc-cv1800.c @@ -0,0 +1,406 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * rtc-cv1800.c: RTC driver for Sophgo cv1800 RTC + * + * Author: Jingbao Qiu + */ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define ANA_CALIB 0x1000 +#define SEC_PULSE_GEN 0x1004 +#define ALARM_TIME 0x1008 +#define ALARM_ENABLE 0x100C +#define SET_SEC_CNTR_VAL 0x1010 +#define SET_SEC_CNTR_TRIG 0x1014 +#define SEC_CNTR_VAL 0x1018 +#define APB_RDATA_SEL 0x103C +#define POR_DB_MAGIC_KEY 0x1068 +#define EN_PWR_WAKEUP 0x10BC + +/* + * When in VDDBKUP domain, this MACRO register + * does not power down + */ +#define MACRO_DA_CLEAR_ALL 0x1480 +#define MACRO_DA_SOC_READY 0x148C +#define MACRO_RO_T 0x14A8 +#define MACRO_RG_SET_T 0x1498 +#define CTRL 0x08 +#define FC_COARSE_EN 0x40 +#define FC_COARSE_CAL 0x44 +#define FC_FINE_EN 0x48 +#define FC_FINE_CAL 0x50 +#define CTRL_MODE_MASK BIT(10) +#define CTRL_MODE_OSC32K 0x00UL +#define CTRL_MODE_XTAL32K BIT(0) +#define FC_COARSE_CAL_VAL_SHIFT 0 +#define FC_COARSE_CAL_VAL_MASK GENMASK(15, 0) +#define FC_COARSE_CAL_TIME_SHIFT 16 +#define FC_COARSE_CAL_TIME_MASK GENMASK(31, 16) +#define FC_FINE_CAL_VAL_SHIFT 0 +#define FC_FINE_CAL_VAL_MASK GENMASK(23, 0) +#define FC_FINE_CAL_TIME_SHIFT 24 +#define FC_FINE_CAL_TIME_MASK GENMASK(31, 24) +#define SEC_PULSE_GEN_INT_SHIFT 0 +#define SEC_PULSE_GEN_INT_MASK GENMASK(7, 0) +#define SEC_PULSE_GEN_FRAC_SHIFT 8 +#define SEC_PULSE_GEN_FRAC_MASK GENMASK(24, 8) +#define SEC_PULSE_GEN_SEL_SHIFT 31 +#define SEC_PULSE_GEN_SEL_MASK GENMASK(30, 0) +#define SEC_PULSE_SEL_INNER BIT(31) +#define CALIB_INIT_VAL (BIT(8) || BIT(16)) +#define CALIB_SEL_FTUNE_MASK GENMASK(30, 0) +#define CALIB_SEL_FTUNE_INNER 0x00UL +#define CALIB_OFFSET_INIT 128 +#define CALIB_OFFSET_SHIFT BIT(0) +#define CALIB_FREQ 256000000000 +#define CALIB_FRAC_EXT 10000 +#define CALIB_FREQ_NS 40 +#define CALIB_FREQ_MULT 256 +#define CALIB_FC_COARSE_PLUS_OFFSET 770 +#define CALIB_FC_COARSE_SUB_OFFSET 755 +#define REG_ENABLE_FUN BIT(0) +#define REG_DISABLE_FUN 0x00UL +#define REG_INIT_TIMEOUT 100 +#define SEC_MAX_VAL 0xFFFFFFFF +#define ALARM_ENABLE_MASK BIT(0) +#define SET_SEC_CNTR_VAL_INIT (BIT(28) || BIT(29)) +#define DEALY_TIME_PREPARE 400 +#define DEALY_TIME_LOOP 100 + +struct cv1800_rtc_priv { + struct rtc_device *rtc_dev; + struct regmap *rtc_map; + struct clk *clk; + int irq; +}; + +static const struct regmap_config cv1800_rtc_regmap_config = { + .reg_bits = 32, + .val_bits = 32, + .reg_stride = 4, +}; + +static int cv1800_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) +{ + struct cv1800_rtc_priv *info = dev_get_drvdata(dev); + + regmap_write(info->rtc_map, ALARM_ENABLE, enabled); + + return 0; +} + +static int cv1800_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) +{ + struct cv1800_rtc_priv *info = dev_get_drvdata(dev); + unsigned long alarm_time; + + alarm_time = rtc_tm_to_time64(&alrm->time); + + cv1800_rtc_alarm_irq_enable(dev, REG_DISABLE_FUN); + + regmap_write(info->rtc_map, ALARM_TIME, alarm_time); + + cv1800_rtc_alarm_irq_enable(dev, alrm->enabled); + + return 0; +} + +static int cv1800_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alarm) +{ + struct cv1800_rtc_priv *info = dev_get_drvdata(dev); + uint32_t enabled; + uint32_t time; + + regmap_read(info->rtc_map, ALARM_ENABLE, &enabled); + + alarm->enabled = enabled & ALARM_ENABLE_MASK; + + regmap_read(info->rtc_map, ALARM_TIME, &time); + + rtc_time64_to_tm(time, &alarm->time); + + return 0; +} + +/** + * cv1800_rtc_32k_coarse_val_calib() - Using an external + * clock to coarse calibrate the crystal oscillator + * @info: the device of calibrated + * + * @return 0 on success, or -1 on fail + * + * This RTC has an independent 32KHz oscillator. However, + * the accuracy of this oscillator is easily affected by + * external environmental interference,resulting in lower + * accuracy than the internal oscillator.Therefore, a 25M + * crystal oscillator is used as a reference source to + * calibrate the RTC and improve its accuracy.Calibration + * is completed through two steps, namely rough calibration + * and fine calibration. + */ +static int cv1800_rtc_32k_coarse_val_calib(struct cv1800_rtc_priv *info) +{ + uint32_t calib_val = 0; + uint32_t coarse_val = 0; + uint32_t time_now = 0; + uint32_t time_next = 0; + uint32_t offset = CALIB_OFFSET_INIT; + uint32_t coarse_timeout = REG_INIT_TIMEOUT; + uint32_t get_val_timeout = 0; + + regmap_write(info->rtc_map, ANA_CALIB, CALIB_INIT_VAL); + + udelay(DEALY_TIME_PREPARE); + + /* Select 32K OSC tuning val source from rtc_sys */ + regmap_update_bits(info->rtc_map, SEC_PULSE_GEN, + (unsigned int)(~SEC_PULSE_GEN_SEL_MASK), + (unsigned int)(~SEC_PULSE_SEL_INNER)); + + regmap_read(info->rtc_map, ANA_CALIB, &calib_val); + + regmap_write(info->rtc_map, FC_COARSE_EN, REG_ENABLE_FUN); + + while (--coarse_timeout) { + regmap_read(info->rtc_map, FC_COARSE_CAL, &time_now); + time_now >>= FC_COARSE_CAL_TIME_SHIFT; + + get_val_timeout = REG_INIT_TIMEOUT; + + while (time_next <= time_now && --get_val_timeout) { + regmap_read(info->rtc_map, FC_COARSE_CAL, &time_next); + time_next >>= FC_COARSE_CAL_TIME_SHIFT; + udelay(DEALY_TIME_LOOP); + } + + if (!get_val_timeout) + return -1; + + udelay(DEALY_TIME_PREPARE); + + regmap_read(info->rtc_map, FC_COARSE_CAL, &coarse_val); + coarse_val &= FC_COARSE_CAL_VAL_MASK; + + if (coarse_val > CALIB_FC_COARSE_PLUS_OFFSET) { + calib_val += offset; + offset >>= CALIB_OFFSET_SHIFT; + regmap_write(info->rtc_map, ANA_CALIB, calib_val); + } else if (coarse_val < CALIB_FC_COARSE_SUB_OFFSET) { + calib_val -= offset; + offset >>= CALIB_OFFSET_SHIFT; + regmap_write(info->rtc_map, ANA_CALIB, calib_val); + } else { + regmap_write(info->rtc_map, FC_COARSE_EN, + REG_DISABLE_FUN); + break; + } + + if (offset == 0) + return -1; + } + + return 0; +} + +static int cv1800_rtc_32k_fine_val_calib(struct cv1800_rtc_priv *info) +{ + uint32_t val; + uint64_t freq = CALIB_FREQ; + uint32_t sec_cnt; + uint32_t timeout = REG_INIT_TIMEOUT; + uint32_t time_now = 0; + uint32_t time_next = 0; + + regmap_write(info->rtc_map, FC_FINE_EN, REG_ENABLE_FUN); + + regmap_read(info->rtc_map, FC_FINE_CAL, &time_now); + time_now >>= FC_FINE_CAL_TIME_SHIFT; + + while (time_next <= time_now && --timeout) { + regmap_read(info->rtc_map, FC_FINE_CAL, &time_next); + time_next >>= FC_FINE_CAL_TIME_SHIFT; + udelay(DEALY_TIME_LOOP); + } + + if (!timeout) + return -1; + + regmap_read(info->rtc_map, FC_FINE_CAL, &val); + val &= FC_FINE_CAL_VAL_MASK; + + do_div(freq, CALIB_FREQ_NS); + freq = freq * CALIB_FRAC_EXT; + do_div(freq, val); + + sec_cnt = ((do_div(freq, CALIB_FRAC_EXT) * CALIB_FREQ_MULT) / + CALIB_FRAC_EXT & + SEC_PULSE_GEN_INT_MASK) + + (freq << SEC_PULSE_GEN_FRAC_SHIFT); + + regmap_write(info->rtc_map, SEC_PULSE_GEN, sec_cnt); + regmap_write(info->rtc_map, FC_FINE_EN, REG_DISABLE_FUN); + + return 0; +} + +static void rtc_enable_sec_counter(struct cv1800_rtc_priv *info) +{ + unsigned int sec_ro_t; + unsigned int sec; + + /* select inner sec pulse and select reg set calibration val */ + regmap_update_bits(info->rtc_map, SEC_PULSE_GEN, + (unsigned int)(~SEC_PULSE_GEN_SEL_MASK), + (unsigned int)(~SEC_PULSE_SEL_INNER)); + + regmap_update_bits(info->rtc_map, ANA_CALIB, + (unsigned int)(~CALIB_SEL_FTUNE_MASK), + CALIB_SEL_FTUNE_INNER); + + sec = SET_SEC_CNTR_VAL_INIT; + + /* load from MACRO register */ + regmap_read(info->rtc_map, MACRO_RO_T, &sec_ro_t); + if (sec_ro_t > (SET_SEC_CNTR_VAL_INIT)) + sec = sec_ro_t; + + regmap_write(info->rtc_map, SET_SEC_CNTR_VAL, sec); + regmap_write(info->rtc_map, SET_SEC_CNTR_TRIG, REG_ENABLE_FUN); +} + +static int cv1800_rtc_read_time(struct device *dev, struct rtc_time *tm) +{ + struct cv1800_rtc_priv *info = dev_get_drvdata(dev); + unsigned int sec; + + regmap_read(info->rtc_map, SEC_CNTR_VAL, &sec); + + rtc_time64_to_tm(sec, tm); + + return 0; +} + +static int cv1800_rtc_set_time(struct device *dev, struct rtc_time *tm) +{ + struct cv1800_rtc_priv *info = dev_get_drvdata(dev); + unsigned long sec; + + sec = rtc_tm_to_time64(tm); + + regmap_write(info->rtc_map, SET_SEC_CNTR_VAL, sec); + regmap_write(info->rtc_map, SET_SEC_CNTR_TRIG, REG_ENABLE_FUN); + + regmap_write(info->rtc_map, MACRO_RG_SET_T, sec); + + return 0; +} + +static irqreturn_t cv1800_rtc_irq_handler(int irq, void *dev_id) +{ + struct rtc_device *rtc = dev_id; + + rtc_update_irq(rtc, 1, RTC_IRQF | RTC_AF); + + return IRQ_HANDLED; +} + +static const struct rtc_class_ops cv1800_rtc_ops = { + .read_time = cv1800_rtc_read_time, + .set_time = cv1800_rtc_set_time, + .read_alarm = cv1800_rtc_read_alarm, + .set_alarm = cv1800_rtc_set_alarm, + .alarm_irq_enable = cv1800_rtc_alarm_irq_enable, +}; + +static int cv1800_rtc_probe(struct platform_device *pdev) +{ + struct cv1800_rtc_priv *rtc; + uint32_t ctrl_val; + void __iomem *base; + int ret; + + rtc = devm_kzalloc(&pdev->dev, sizeof(struct cv1800_rtc_priv), + GFP_KERNEL); + if (!rtc) + return -ENOMEM; + + base = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(base)) + return PTR_ERR(base); + + rtc->rtc_map = + devm_regmap_init_mmio(&pdev->dev, base, &cv1800_rtc_regmap_config); + if (IS_ERR(rtc->rtc_map)) + return PTR_ERR(rtc->rtc_map); + + rtc->irq = platform_get_irq(pdev, 0); + if (rtc->irq < 0) + return rtc->irq; + + ret = devm_request_irq(&pdev->dev, rtc->irq, cv1800_rtc_irq_handler, + IRQF_TRIGGER_HIGH, "alarm", &pdev->dev); + if (ret) + return dev_err_probe(&pdev->dev, ret, + "cannot register interrupt handler\n"); + + rtc->clk = devm_clk_get_enabled(&pdev->dev, NULL); + if (IS_ERR(rtc->clk)) + return dev_err_probe(&pdev->dev, PTR_ERR(rtc->clk), + "clk not found\n"); + + rtc->rtc_dev = devm_rtc_allocate_device(&pdev->dev); + if (IS_ERR(rtc->rtc_dev)) + return PTR_ERR(rtc->rtc_dev); + + platform_set_drvdata(pdev, rtc); + + rtc->rtc_dev->ops = &cv1800_rtc_ops; + rtc->rtc_dev->range_max = U32_MAX; + + /* if use internal clk,so coarse calibrate rtc */ + regmap_read(rtc->rtc_map, CTRL, &ctrl_val); + ctrl_val &= CTRL_MODE_MASK; + + if (ctrl_val == CTRL_MODE_OSC32K) { + ret = cv1800_rtc_32k_coarse_val_calib(rtc); + if (ret) + dev_err(&pdev->dev, "failed to coarse RTC val !\n"); + + ret = cv1800_rtc_32k_fine_val_calib(rtc); + if (ret) + dev_err(&pdev->dev, "failed to fine RTC val !\n"); + + rtc_enable_sec_counter(rtc); + } + + return devm_rtc_register_device(rtc->rtc_dev); +} + +static const struct of_device_id cv1800_dt_ids[] = { + { .compatible = "sophgo,cv1800-rtc" }, + { /* sentinel */ }, +}; +MODULE_DEVICE_TABLE(of, cv1800_dt_ids); + +static struct platform_driver cv1800_rtc_driver = { + .driver = { + .name = "sophgo-cv1800-rtc", + .of_match_table = cv1800_dt_ids, + }, + .probe = cv1800_rtc_probe, +}; + +module_platform_driver(cv1800_rtc_driver); +MODULE_AUTHOR("Jingbao Qiu"); +MODULE_DESCRIPTION("Sophgo cv1800 RTC Driver"); +MODULE_LICENSE("GPL"); From patchwork Mon Jan 22 08:06:31 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jingbao Qiu X-Patchwork-Id: 13524906 X-Patchwork-Delegate: mail@conchuod.ie Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id C984BC4725D for ; Mon, 22 Jan 2024 08:06:49 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=b5sXeJMuHYNVg2ut/7hwszbK1isHusVPx8W/hkgZj2Y=; b=jJs7/U415lOkm/ m2/70DNReLRHX+CwJaRvlVAxdSFuUK0FzIHsYKyffQ1LfavdS92MMhIxgoFCKYQYGD9CdlE4Be8o6 hvixfOVGT5pqfxGXwuAg5kuxcTb8y23JQrG3o98VRvmnvi/GCHRe5Qi0dLSKbYyN7CY5/tvDWdEVD PHmaZk5dUB1cY15f1yQDlsOx8olC6xr1sP+ZQl3t4bYsJyj1mB4bLyKCobwt3xiduXTdUCXTs0oJz IbHx8Trr8Yn3cGqU+6XQHbai7sJY9YsbHZtc/jJPoC+ztFCHtw5sGJh3mUsSnJC147UzMToPov0ck yVO55pZAEpKuZ7fJJgDA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1rRpKM-00Ayka-0K; Mon, 22 Jan 2024 08:06:42 +0000 Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1rRpKJ-00Ayiw-1R for linux-riscv@lists.infradead.org; Mon, 22 Jan 2024 08:06:40 +0000 Received: by mail-pl1-x630.google.com with SMTP id d9443c01a7336-1d71cb97937so14010415ad.3 for ; Mon, 22 Jan 2024 00:06:38 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1705910797; x=1706515597; darn=lists.infradead.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=VU56JILwy1WXTrtMzKmPdAiKq/ot3j3oAn5XBUHBiYQ=; b=MM0YD0gTw169at1coqYYVjwT8D2fAFjmHzQP5PpE1m5uIKAwieTpbKIw7g4Aw1tRa/ pKC8iHHUO3z6Lt8Cslly3HYjLlYkNFwDSiyXX90Bb0fll8Ays3drN6PvLSevGdfkW9qn S2qTcSyaaaeOWPWKbHxNbo767pfnowcqIM+cAfGcDc6qBdb50pa2UA1goTy3hSDGoslf bHC8HfkxqLLeWa4xw6CKgjCKeL3Y1NaymQn0kH093auHq5GqitxYeTl76Tp9pq1fE1pU LVOyLg+UtUosPD9hHMvBeCSZP2j402rigwxq2BRu4/doNK3962Bc7Z6f2SDUYw01uec7 tSjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1705910797; x=1706515597; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=VU56JILwy1WXTrtMzKmPdAiKq/ot3j3oAn5XBUHBiYQ=; b=qQr5yBHPUUTizXy4Rw5ricrAbX7nc+c16rKW5+RoVra1ADwIIpXNx3Ro/nTtF+uKpC I72K8+g1Ddl4sk7Rpb491tHv/T5VsjKvfhcfy7MGLTHELxHCPS6QgGMgnp+cmFjcuGEI ltagzvmdQseoXLIaltgg3IaVZJOhk2fWQHUGt6zj86bnuKBoayGoH2MkwPHPMY+s+ovs r04RXNE00pj0BsPGeADP4J7n/9suqr9NheMuHM1eaEOMgytNA/ioQXhgo2jcP5okBS9a 2R2z/k+UXG2gK5jdq01NwZn/sgAIJ+4MeWizkp+1PNx/ZrYHn0Hn2PVpiSyQF6ZNsef6 0vQQ== X-Gm-Message-State: AOJu0YwXhWOjATr02OnlOesmSNSLEDwVKMxtfDeWIYzkUytveNLCVLs+ 4ZnECuAPJ2uvzOVTO79pQOiGYpyZOHWBGFOSQ0LXASB7l+P2mlOD X-Google-Smtp-Source: AGHT+IF13paWEa4F0XS+JYHFMWFgLLn9MwQeEuuxtGbot+R0GeOPKiyEbQOUVZSkLU9+kQ1FuLeP3Q== X-Received: by 2002:a17:903:41c2:b0:1d7:2ede:ce8a with SMTP id u2-20020a17090341c200b001d72edece8amr1243257ple.98.1705910797339; Mon, 22 Jan 2024 00:06:37 -0800 (PST) Received: from localhost ([46.3.240.101]) by smtp.gmail.com with ESMTPSA id d13-20020a170902c18d00b001d7134d149dsm5764072pld.256.2024.01.22.00.06.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Jan 2024 00:06:37 -0800 (PST) From: Jingbao Qiu To: alexandre.belloni@bootlin.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, chao.wei@sophgo.com, unicorn_wang@outlook.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, dlan@gentoo.org Subject: [PATCH v7 3/3] riscv: dts: sophgo: add rtc dt node for CV1800 Date: Mon, 22 Jan 2024 16:06:31 +0800 Message-ID: <20240122080631.2880-2-qiujingbao.dlmu@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240122080631.2880-1-qiujingbao.dlmu@gmail.com> References: <20240122080631.2880-1-qiujingbao.dlmu@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240122_000639_485877_0511BF30 X-CRM114-Status: UNSURE ( 8.36 ) X-CRM114-Notice: Please train this message. X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org Add the rtc device tree node to cv1800 SoC. Signed-off-by: Jingbao Qiu --- arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi index df40e87ee063..0cd7eb9a3048 100644 --- a/arch/riscv/boot/dts/sophgo/cv1800b.dtsi +++ b/arch/riscv/boot/dts/sophgo/cv1800b.dtsi @@ -119,5 +119,12 @@ clint: timer@74000000 { reg = <0x74000000 0x10000>; interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>; }; + + rtc: rtc@5025000 { + compatible = "sophgo,cv1800-rtc"; + reg = <0x5025000 0x2000>; + interrupts = <17 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&osc>; + }; }; };