From patchwork Thu Feb 8 12:42:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549750 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CCE1F762E4 for ; Thu, 8 Feb 2024 12:43:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396228; cv=none; b=HIQBZO45rCKYe/S5qKu0A8FL7xG8dCR0KWIFqbDxdrAmqIiMp4/ELbix3Oo4gtzMoAAkDIGpfbYnizM7WpojMe/CNvOhIbKszlX+++GO8m5R0hqengbLG2abgmXN3CgWQVaOJOTNJLs5u7F4WorqsjLj6ynRz5FD7IOzZGHbMIc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396228; c=relaxed/simple; bh=wvZFF9XWrHCOHyRwAnHXOQxcuR1G15MeLFc6eRUwqK4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=i91l5NU82IhCjHk/SxYBAPHiPyc7zH2AlViCrFvzuY+Ipd92nN8xUKYumFpdUjrXRheLwtegQe6NSCQg9cOQ44A1PmvgBppFiXwhosrEV0Z0cHqz1UaUjg3bE64TxZcyO7jL3XypXH2f7QF5NRoGJXHH1kVnB0Qrx8ms2nB2bOU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=BeT9h9ir; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="BeT9h9ir" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-40efcb37373so16034075e9.2 for ; Thu, 08 Feb 2024 04:43:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396225; x=1708001025; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4Ow+faT4hgMer8zeJzCqLwdgg/8xRAzkk8KZPmhSWKQ=; b=BeT9h9irDH3+Qy0KwqKBiaetJDQzSoMKzSP6U7exsIZziEn1TCGvg7CNslcezaHCUx WVPgqAyJMrFFWBHDjo7ejeWcGrNQtqUcGyEd4wxQg8rhEd/21RzDqxtWU78WK0ThpNVy eKrYQ5tVaXvNzsAdgvWW5AKQU8K1Tl8MVoyRTyRLNmSMbiT5WHp770rq7bIwNlmCyJnm eS2LeoH+6i2rGDRi9hpCIx201/HJ+9kx2RLOodwjykO1h8inXpOUWycL6Rsy9fmGFjVS TMccah0ys5GQfShbChK3LJ5MeN92R08QPkGd8G09rGtAZ7YTdaZJFgnjQ5+/EosgrogQ dOww== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396225; x=1708001025; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=4Ow+faT4hgMer8zeJzCqLwdgg/8xRAzkk8KZPmhSWKQ=; b=ZWthTJNv+rqIfGK/zVLovN9MjJQh17JKnNz/8jyIEcqZGWuIvAeuTJq8QN96iuLNay DChejAdWfWtvn3nuG5ahSWhGsJv1udHLZAOQQnbSBhQ0mJBqdmngGrXrGqiELlyD1cMk 7n8GDeWCWW0YQYm2WUEkeUonMYKdu81Q/QEXFAt2o2UzOp4YvG8/Ke6q/FuO7HW76wP8 N3510gUtNdvhOjFgAgTbLIUdSi7MYAafPvpCmfoVhcxHCI4uEZKCmVHvWWTlFj39EzkF ehgYq4bSJlhmz3oRFUcdBsFaRsJ3Bi6uoRlgEbzkLgBSXLI9klc4g7KuryTRUB3xvNAb CjQA== X-Gm-Message-State: AOJu0YzB62s4NqOXOTJzf8FzF925dZTAZFlpALDsh3oAgxydZwuclkE0 2q9GUvlMlLCvnmQWf5Faq/4O3VxAcbAR3VtZVa+K9niD4kVWsMAHraEsZloufFo= X-Google-Smtp-Source: AGHT+IHyicTpunbhbhnX+rjeXPskzEszKwXMf0SPmU/yTPpq6ZhIJGuE68xbAcSXHbFjDoluo3Zw9Q== X-Received: by 2002:a05:600c:3541:b0:40f:e284:d785 with SMTP id i1-20020a05600c354100b0040fe284d785mr6290809wmq.23.1707396224891; Thu, 08 Feb 2024 04:43:44 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCUVVGi/xnS3MAkwMqoIWQk8nAnvu+37WZW5Rvi60gWHp7p7RVZzIJ4HNQRvIwcBvCRJkmrEZ1VUPOz/UMIEx4HzJ5O5RxsaZ2di9pMwILrqqGRU5rnfoXselU+h6zphoB1TEdFCRxx4uxKhEjeqoAi07NcnfH8Y2/IYIdFkmHsWeWIU6GjenGanoI0bnGwkIaNy51dpyf4UKnvQy8NRE2PWPmlhcCXQc7DpC56DCwBPpZVxLjXkJu0AoPWVkAIlGSsbCpS93Wkm3/6y9foLKe8ki7pxY820sJ7vtLaDyfhTKR7DQT7nCxPiAFVqgcmjE79ik68P5VkYX3LTdDw1GyDLnFdaSYbyCESSJta48Hvzl5A17nvO5/BChMTMM/u4tOBb3kTFl4MjniicR0/Dzi0nR7mJ+wu5t21NkE5q3A2ZDuvcRZE8BdqkAbsGiSn79Mhckj17wVFiXE8NGD+U/3jivnI5ksRuQynVniZjj1AhJyC+Kq/fBhaJNgot19KuomeJa3oLIeg47tVxo64+3bbIH005or6j9Cv27ZyFGwqQiiuCvmL9tyYNPPwhTPEHp64= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:44 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 01/17] dt-bindings: clock: r9a07g043-cpg: Add power domain IDs Date: Thu, 8 Feb 2024 14:42:44 +0200 Message-Id: <20240208124300.2740313-2-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Add power domain IDs for RZ/G2UL (R9A07G043) SoC. Signed-off-by: Claudiu Beznea --- include/dt-bindings/clock/r9a07g043-cpg.h | 48 +++++++++++++++++++++++ 1 file changed, 48 insertions(+) diff --git a/include/dt-bindings/clock/r9a07g043-cpg.h b/include/dt-bindings/clock/r9a07g043-cpg.h index 77cde8effdc7..eabfeec7ac37 100644 --- a/include/dt-bindings/clock/r9a07g043-cpg.h +++ b/include/dt-bindings/clock/r9a07g043-cpg.h @@ -200,5 +200,53 @@ #define R9A07G043_AX45MP_CORE0_RESETN 78 /* RZ/Five Only */ #define R9A07G043_IAX45_RESETN 79 /* RZ/Five Only */ +/* Power domain IDs. */ +#define R9A07G043_PD_ALWAYS_ON 0 +#define R9A07G043_PD_GIC 1 +#define R9A07G043_PD_IA55 2 +#define R9A07G043_PD_MHU 3 +#define R9A07G043_PD_CORESIGHT 4 +#define R9A07G043_PD_SYC 5 +#define R9A07G043_PD_DMAC 6 +#define R9A07G043_PD_GTM0 7 +#define R9A07G043_PD_GTM1 8 +#define R9A07G043_PD_GTM2 9 +#define R9A07G043_PD_MTU 10 +#define R9A07G043_PD_POE3 11 +#define R9A07G043_PD_WDT0 12 +#define R9A07G043_PD_SPI 13 +#define R9A07G043_PD_SDHI0 14 +#define R9A07G043_PD_SDHI1 15 +#define R9A07G043_PD_ISU 16 +#define R9A07G043_PD_CRU 17 +#define R9A07G043_PD_LCDC 18 +#define R9A07G043_PD_SSI0 19 +#define R9A07G043_PD_SSI1 20 +#define R9A07G043_PD_SSI2 21 +#define R9A07G043_PD_SSI3 22 +#define R9A07G043_PD_SRC 23 +#define R9A07G043_PD_USB0 24 +#define R9A07G043_PD_USB1 25 +#define R9A07G043_PD_USB_PHY 26 +#define R9A07G043_PD_ETHER0 27 +#define R9A07G043_PD_ETHER1 28 +#define R9A07G043_PD_I2C0 29 +#define R9A07G043_PD_I2C1 30 +#define R9A07G043_PD_I2C2 31 +#define R9A07G043_PD_I2C3 32 +#define R9A07G043_PD_SCIF0 33 +#define R9A07G043_PD_SCIF1 34 +#define R9A07G043_PD_SCIF2 35 +#define R9A07G043_PD_SCIF3 36 +#define R9A07G043_PD_SCIF4 37 +#define R9A07G043_PD_SCI0 38 +#define R9A07G043_PD_SCI1 39 +#define R9A07G043_PD_IRDA 40 +#define R9A07G043_PD_RSPI0 41 +#define R9A07G043_PD_RSPI1 42 +#define R9A07G043_PD_RSPI2 43 +#define R9A07G043_PD_CANFD 44 +#define R9A07G043_PD_ADC 45 +#define R9A07G043_PD_TSU 46 #endif /* __DT_BINDINGS_CLOCK_R9A07G043_CPG_H__ */ From patchwork Thu Feb 8 12:42:45 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549751 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 28601762FE for ; Thu, 8 Feb 2024 12:43:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396231; cv=none; b=XjcGWQ6g0Tt6Ku2+kbsOE+snScluJXGbmro+VM3NVXDIbGWeGXuws+cKZCSOVX7HnWoUSiH+u8RsVYcC92JZCT2Aj32jsTjwFQ9P+6zDNAawlzL6zYNlC7ZOz1FFVkTzQCfF5Vvit+x4pEzSLC/XXaOTTFb4ksCFkPyZG0k78JU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396231; c=relaxed/simple; bh=ebSKImTpj6nC/M3T1nDE3L8Vn9ABqzsptRiZJ56M2ho=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=IT4I2jJrucRYkrNVFRK4NMg4BkjHl+Lknj6kcNjfEJOxZ9kOqxeqauIg5Gzb1NKYuEDDvZZ3RelyWUye5chFLXQ7Iu5sbwo2P2kIL5LhGnzO32rnPGdp2maUBJ2Q/sIaMXGFc4Wq6mLtUAkof4Azqwe7MNPh4gHwuHBylN8j8sw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=IZzsvGBR; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="IZzsvGBR" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-4101fc00832so11198205e9.3 for ; Thu, 08 Feb 2024 04:43:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396227; x=1708001027; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gdJLmKQ65BMtsSQC9cqhbiLHAUPTKIBgtUh7WrB9pSE=; b=IZzsvGBRxvb5YInLajrQPrI7u7LV2O3FUJtNS5nVRKWbW1FwEjvV9q9neycCcfN6Sm 4p82lwxi8z30YI3/vqeoi70a3tyOgMhTVAg8/huq5GbHTOUw9/CqZFPWbUdeVIe7nmGs XVc/skPxI5IenzJAPo5uRFVutLq3qeYbDsj/6ApL49oRuAbL5LagKTFf7vdFS/9Bphps lzieqclrMgRtkWjN4xhsGKjoXSY0lsWu0QhLVsp69CD+dG8hHwGtgaOzwjrT5U/E4aCk PI2/4o6bIp/WgKnv1TlJItqqRAO0Io85NjqdXoKQqd+GmKwAj7Ga/0Cj5mMLFSd8fTZT YjRA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396227; x=1708001027; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gdJLmKQ65BMtsSQC9cqhbiLHAUPTKIBgtUh7WrB9pSE=; b=Lchr4hUzlNxQhZ6pTLPhTs8hzpVOKx0urbtsG4bTkmyRGrWsrwyHZR/DQlsM7ua6G4 GrV2jd42RYTFu7q/uqXEMHoG8rlkntjsTfnkq06ygM9MnGQ9f3rjpR4EMo3Y/osaR+eX txSZWumlrqc2cWuwsEkq5CU1new36ppE5hzSjs3DZN3ZLtpFXf88ocMixWQkHH9gVfZn 2FcC/BxpAfDNEozsnDdV5BheziLlYUIC1uSfvUhtU3WJx/quRjPvw4jXuh7WegHUjk0e vtNJNKySpmi9he9613agyB/nORLKGH3hz1SSPaZ80nfbJG5PjK9VNPNiMkx0r6eC7h5G Pszg== X-Gm-Message-State: AOJu0YzQAKbHU0gG+nHUJPMcf8QsuLiVsZrBZBDJFpKxYrPwjTWKIWM6 /9amG0IO4xlND3Q9EXNUJ/qOsml89ooh+aYYDUYo3aTnd0rJk75mA3+ljcs6pfc= X-Google-Smtp-Source: AGHT+IEjy8hQ+TSiHVJKiUqNNydluQHd6TNFcWITSFbJ7yO1R4sQYbtx3f8HLiTkAgnMhX1JsqcKMA== X-Received: by 2002:a05:600c:3146:b0:40d:484e:935 with SMTP id h6-20020a05600c314600b0040d484e0935mr6819781wmo.12.1707396227293; Thu, 08 Feb 2024 04:43:47 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCVv8f4Ko9nDmMnhQcD+XqT4xiktMTJPAPIzXZALmF0IeJIKbHi21a9P1UYargWoyYD35zeuFwvcORn0X1aUKUSIvHJs9z6sKCp87goXE1fkaNg3tNdgRbZfUe/9mTr1qjKLKiTaGY6vvQDcopC4+Gn3xmWyOi1Eey2+ccLr2dT9TWvpj6gWW4Z4ThI0xeiOHHpYVLTObPcJz/S7YTYodC1alWrFJUgmQcvm8sB0x9KWrKaYuK9yJQWrKivcMp70tZWkBOuA9A7/baO/+IwAVRx3/El5I+NK4ksm8C/I7pZ8JNtHKXAC4yPHIWP3rLpAtVAfah3zuVqTfl956yTEvz/dnfESGOYSt61b2WaqlJ5oDL3JjJgq7To/aB2Z/ft/Km4tgbLJHzlKm8wPfgDE0Ic9uAIjoH9BVGMgUX8T6EP+LCWuV+pAa67itNIFupr4vbRM7kkC1v8cpdPu8S+FDH2TM5zGFmpDVftKzjPXu2ssz4WJs7EG0JTeUfmHHsgy8mKGOiJ5TJegROJop0lEU1CmR+RfetLNIES+eNYpKaeqRwaLV5bbykE4PLIyHv7Jkfk= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:46 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 02/17] dt-bindings: clock: r9a07g044-cpg: Add power domain IDs Date: Thu, 8 Feb 2024 14:42:45 +0200 Message-Id: <20240208124300.2740313-3-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Add power domain IDs for RZ/G2L (R9A07G044) SoC. Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- include/dt-bindings/clock/r9a07g044-cpg.h | 58 +++++++++++++++++++++++ 1 file changed, 58 insertions(+) diff --git a/include/dt-bindings/clock/r9a07g044-cpg.h b/include/dt-bindings/clock/r9a07g044-cpg.h index 0bb17ff1a01a..e209f96f92b7 100644 --- a/include/dt-bindings/clock/r9a07g044-cpg.h +++ b/include/dt-bindings/clock/r9a07g044-cpg.h @@ -217,4 +217,62 @@ #define R9A07G044_ADC_ADRST_N 82 #define R9A07G044_TSU_PRESETN 83 +/* Power domain IDs. */ +#define R9A07G044_PD_ALWAYS_ON 0 +#define R9A07G044_PD_GIC 1 +#define R9A07G044_PD_IA55 2 +#define R9A07G044_PD_MHU 3 +#define R9A07G044_PD_CORESIGHT 4 +#define R9A07G044_PD_SYC 5 +#define R9A07G044_PD_DMAC 6 +#define R9A07G044_PD_GTM0 7 +#define R9A07G044_PD_GTM1 8 +#define R9A07G044_PD_GTM2 9 +#define R9A07G044_PD_MTU 10 +#define R9A07G044_PD_POE3 11 +#define R9A07G044_PD_GPT 12 +#define R9A07G044_PD_POEGA 13 +#define R9A07G044_PD_POEGB 14 +#define R9A07G044_PD_POEGC 15 +#define R9A07G044_PD_POEGD 16 +#define R9A07G044_PD_WDT0 17 +#define R9A07G044_PD_WDT1 18 +#define R9A07G044_PD_SPI 19 +#define R9A07G044_PD_SDHI0 20 +#define R9A07G044_PD_SDHI1 21 +#define R9A07G044_PD_3DGE 22 +#define R9A07G044_PD_ISU 23 +#define R9A07G044_PD_VCPL4 24 +#define R9A07G044_PD_CRU 25 +#define R9A07G044_PD_MIPI_DSI 26 +#define R9A07G044_PD_LCDC 27 +#define R9A07G044_PD_SSI0 28 +#define R9A07G044_PD_SSI1 29 +#define R9A07G044_PD_SSI2 30 +#define R9A07G044_PD_SSI3 31 +#define R9A07G044_PD_SRC 32 +#define R9A07G044_PD_USB0 33 +#define R9A07G044_PD_USB1 34 +#define R9A07G044_PD_USB_PHY 35 +#define R9A07G044_PD_ETHER0 36 +#define R9A07G044_PD_ETHER1 37 +#define R9A07G044_PD_I2C0 38 +#define R9A07G044_PD_I2C1 39 +#define R9A07G044_PD_I2C2 40 +#define R9A07G044_PD_I2C3 41 +#define R9A07G044_PD_SCIF0 42 +#define R9A07G044_PD_SCIF1 43 +#define R9A07G044_PD_SCIF2 44 +#define R9A07G044_PD_SCIF3 45 +#define R9A07G044_PD_SCIF4 46 +#define R9A07G044_PD_SCI0 47 +#define R9A07G044_PD_SCI1 48 +#define R9A07G044_PD_IRDA 49 +#define R9A07G044_PD_RSPI0 50 +#define R9A07G044_PD_RSPI1 51 +#define R9A07G044_PD_RSPI2 52 +#define R9A07G044_PD_CANFD 53 +#define R9A07G044_PD_ADC 54 +#define R9A07G044_PD_TSU 55 + #endif /* __DT_BINDINGS_CLOCK_R9A07G044_CPG_H__ */ From patchwork Thu Feb 8 12:42:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549752 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4669F7640A for ; Thu, 8 Feb 2024 12:43:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396233; cv=none; b=WUEepywqbwBV+rHudSpjOSTAVkvweSjrD7O8By9eER0+qQdCJPcRKPr/3d2jG5hJLp/5O3oDqG1xIDW1D1NK7ipmx1fC9aNvbXJA5y+z8pObtd14IbXrDjeZwxuyAu0l+NJ4YVQmTRyrJD2mpomz1qS21gKB2SdySbFvmDnYovA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396233; c=relaxed/simple; bh=AyaaNH9yUH5TOfV/Vf9mtFGfTApVsa4nreCNtA8vcKI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Jr0Pz1u1nYdUrNKTPBEME2hlV8sFIN5bW7ckjCLUe+J+8y48XkOyo2j/Io8gNHAi9VrcUmJZgAsLBMaaNVB+PNMm0uSBigDkPx/rt6C1KFxz3X8Kuzbtz75GSIGgqiGF8dkmR2Gyn91cd30hTVjEH+/jEo3emF4qC0NR63DYsFY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=L4298ZVn; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="L4298ZVn" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-40fe03cd1caso16702015e9.0 for ; Thu, 08 Feb 2024 04:43:50 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396229; x=1708001029; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=+fOhTxwLR2CTPTSVgD2JffQTM0OmlAEFcQjojvDRSHE=; b=L4298ZVn4rNJPetgx86TJYdMUXeOsiDuLAb3OaqGeswyIm8ZXesrHmNNfLNvbbIrCm D1HUK82E2UzFjtMEPIjNo3pn5RcmMj57Z34MkLJXndwnn6g2f0olxnC6tW3PTijN2dzO +cB620MUXMRdKzZ2YzDHoozYPqABI35VaTWUAA7rXzeawCe9eeKsw+G347F6n0nD7/iO pA50z/bw6P68O10n7PCrBiyZ+PokCbFGZnrPFnhtMcodAnTrPk8JdUu46ohRgoGVD6XN eT1h5vDGxKKo7xgsgcSzJqgw5XIjbfYdSzZpd6Gl6INgwqR4exCP8yUFrDiPDYapxk60 fZtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396229; x=1708001029; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=+fOhTxwLR2CTPTSVgD2JffQTM0OmlAEFcQjojvDRSHE=; b=MPvmnKW2cjRWnNphr7d7sLQuyfSdPGAmiF87Rwe9B9a2sV9yjYtX2Er3RXdWYWRm+Y HUElJXG+Q7UtKgJuqwMhJJTO+TysEEMNozPDym3+9EHZRZHtnW39JZzEx6WtEfxndm66 yTEsxGf2GXQ3/NRwXfVIMX1yb19AxRuabc7KZz9+2r4RvuADqeYQfn4dfyTZXmrvU7bw +iohtJDag9h1lCCAvxdyM32s6iDMiYAa9p0xfMZpbcc66ZNJGYESY2QXDo/dUzM8QYo4 1WP8f96aU50SqcMP4LlhN3TayouKizHQzuCg+2qWkcfI2AZRmRBsivKJwYllt2k1x6vP /zNg== X-Gm-Message-State: AOJu0YyiQoOElLKH1WgBoJiZ0DJFtJ3kTpPPJa8kK8T0lhNurpqaZFSQ aFWGU06zuNL4K/mxqdtlhEgR8+P3llolfJItlrgS6iyoMudWnyjIo5EHi9maW1o= X-Google-Smtp-Source: AGHT+IGZ/OcDn9XPGfMMCWWCJdAhmDANv8WANS2E3UnxPczVABByOOstT6S9Z6KhZwZJ2T+fQBSfSQ== X-Received: by 2002:a05:600c:548f:b0:40f:dcfa:49eb with SMTP id iv15-20020a05600c548f00b0040fdcfa49ebmr7243377wmb.38.1707396229587; Thu, 08 Feb 2024 04:43:49 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCUBGegHiGd58BcX1RZ1tU2XrzC4XJ2uIY56GpOH5CUKNnLUQ32L1rzWwPkYY1gRkvK9QOZlvuLRzSwUwfoOtxf3Yn/CGM5hrvd+/mlPXAWQB+uYAjQJf7GdRedlZS51D8gwnJmiPMyRAvORjBw6l0GaTn2Acb+jKzY9hK9ytAm37t3EkZZJ7huTI+mFTZv8dgfclwL3dnOEfVydrTyDo4ogdUWpaxKujw18RtsDAH7vyReJbGYbGgds+w/e3EZoLFYGD9voFY1qdM3V7736ARiEtIKRWUwBqUvjD8bjXLIOjtBlfPOwVoNXvgszzeIYSfVQnHdDQ8CI48DICoefkYbeJUES2qdexQqIG6+YpeBB2bEIqkU/j2Jb9BErQyE5oxRbXEYa2yjYbJLgtm70UJ3FXn76E64liZPIV0HEs+/W61fZRiCuLS5fvxuEno6bjXAOD+dIyy7wPvcuV53AlXBLAGfAwCFbibz0cHn7o/XRnoJBO+EXNTZmAPNLguOFRmZ+X54ZI4/Svre1rJWyymuxZseki5Z3e7P1w2pOVC6jqRuYyJggIMlUZHmYfO793sc= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:49 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 03/17] dt-bindings: clock: r9a07g054-cpg: Add power domain IDs Date: Thu, 8 Feb 2024 14:42:46 +0200 Message-Id: <20240208124300.2740313-4-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Add power domain IDs for RZ/V2L (R9A07G054) SoC. Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- include/dt-bindings/clock/r9a07g054-cpg.h | 58 +++++++++++++++++++++++ 1 file changed, 58 insertions(+) diff --git a/include/dt-bindings/clock/r9a07g054-cpg.h b/include/dt-bindings/clock/r9a07g054-cpg.h index 43f4dbda872c..2c99f89397c4 100644 --- a/include/dt-bindings/clock/r9a07g054-cpg.h +++ b/include/dt-bindings/clock/r9a07g054-cpg.h @@ -226,4 +226,62 @@ #define R9A07G054_TSU_PRESETN 83 #define R9A07G054_STPAI_ARESETN 84 +/* Power domain IDs. */ +#define R9A07G054_PD_ALWAYS_ON 0 +#define R9A07G054_PD_GIC 1 +#define R9A07G054_PD_IA55 2 +#define R9A07G054_PD_MHU 3 +#define R9A07G054_PD_CORESIGHT 4 +#define R9A07G054_PD_SYC 5 +#define R9A07G054_PD_DMAC 6 +#define R9A07G054_PD_GTM0 7 +#define R9A07G054_PD_GTM1 8 +#define R9A07G054_PD_GTM2 9 +#define R9A07G054_PD_MTU 10 +#define R9A07G054_PD_POE3 11 +#define R9A07G054_PD_GPT 12 +#define R9A07G054_PD_POEGA 13 +#define R9A07G054_PD_POEGB 14 +#define R9A07G054_PD_POEGC 15 +#define R9A07G054_PD_POEGD 16 +#define R9A07G054_PD_WDT0 17 +#define R9A07G054_PD_WDT1 18 +#define R9A07G054_PD_SPI 19 +#define R9A07G054_PD_SDHI0 20 +#define R9A07G054_PD_SDHI1 21 +#define R9A07G054_PD_3DGE 22 +#define R9A07G054_PD_ISU 23 +#define R9A07G054_PD_VCPL4 24 +#define R9A07G054_PD_CRU 25 +#define R9A07G054_PD_MIPI_DSI 26 +#define R9A07G054_PD_LCDC 27 +#define R9A07G054_PD_SSI0 28 +#define R9A07G054_PD_SSI1 29 +#define R9A07G054_PD_SSI2 30 +#define R9A07G054_PD_SSI3 31 +#define R9A07G054_PD_SRC 32 +#define R9A07G054_PD_USB0 33 +#define R9A07G054_PD_USB1 34 +#define R9A07G054_PD_USB_PHY 35 +#define R9A07G054_PD_ETHER0 36 +#define R9A07G054_PD_ETHER1 37 +#define R9A07G054_PD_I2C0 38 +#define R9A07G054_PD_I2C1 39 +#define R9A07G054_PD_I2C2 40 +#define R9A07G054_PD_I2C3 41 +#define R9A07G054_PD_SCIF0 42 +#define R9A07G054_PD_SCIF1 43 +#define R9A07G054_PD_SCIF2 44 +#define R9A07G054_PD_SCIF3 45 +#define R9A07G054_PD_SCIF4 46 +#define R9A07G054_PD_SCI0 47 +#define R9A07G054_PD_SCI1 48 +#define R9A07G054_PD_IRDA 49 +#define R9A07G054_PD_RSPI0 50 +#define R9A07G054_PD_RSPI1 51 +#define R9A07G054_PD_RSPI2 52 +#define R9A07G054_PD_CANFD 53 +#define R9A07G054_PD_ADC 54 +#define R9A07G054_PD_TSU 55 + #endif /* __DT_BINDINGS_CLOCK_R9A07G054_CPG_H__ */ From patchwork Thu Feb 8 12:42:47 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549753 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 50B9676C61 for ; Thu, 8 Feb 2024 12:43:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396235; cv=none; b=TRujFGlzrx1MdANHNoekvb6413JnwRmibl+mnNawMvjOUnJRtgHZQAVPAwcwLmo0Vf3s4qWDFJAhKiodZLf5PMu6LKBqJlt5GQLxhppqwzPUSm6a5czqikwogaoXP5/34It3lv29gI/rBmyM+JBZHJ2Ve17E1BrhGzMHVLiip5E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396235; c=relaxed/simple; bh=qp263+cE9JT3Z9tLyfxaY/WORzkVrN44CFTgkqNDGlo=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=fhMtmkliKvrb+rBtaXasJGmk9yyQ8fZ0N2ygHHRi9Np1/8O5ejm4BLbQpW7UcI0OFiRZ5yJ/uUuqwgyUKkWkLmfmpKdHxcwjzggt2UGJZPsZvxAqHtkxaMbzCkVmP57x4mqYo/GRdTzLx/tXdakX0d/ip99bEpuGtHcq4pSb0EA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Xi79072o; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Xi79072o" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-40fd2f7ef55so4954315e9.0 for ; Thu, 08 Feb 2024 04:43:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396231; x=1708001031; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=5ntIc4Xd+YZj5HH2Wt0TNsIkkpEJY2U3yN2SR97JFpk=; b=Xi79072oRTzN0ag+Z63UFbgSwDTOLJRRMqGaJkzhN311BHYPfBcZQsiyG4IE+8+fih kYjqC1+OYo9Daa/4I23irVxrEUs8D9aH/Fdcka2fly33ZglEUwP2jiS5H6K2rLfeTtY7 eLydVW6b+I/IZmrLg8zfm/DcehLybxRI9oNS6K6Q7EjJZp12thJoJDcywYzGmeW43wbL OThdFxjsG7LPnK9m1ZrWMqc03oxPXyqZDfL0wbK3fEgNZmGRpVeHpNK/f1al/PGA6N5b 1/jrGOES55fTt1cc+3YM+MmoF+SidoVMykPEQKJ+yYY0ySC51lhF5f9xDAU8HxQXU5r+ JdeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396231; x=1708001031; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=5ntIc4Xd+YZj5HH2Wt0TNsIkkpEJY2U3yN2SR97JFpk=; b=JJD1pAuq2Vs9FDCTMZel+cRZjpS0dKhzKNYkVWexLimjlzHqI3J+Q9eyUYbR6x9ZQU dqqb1JmoqzohDYAEpFrbES+wU3+fLDBSRujHb8zP31jk6jp+3iyPaKMma6y4liYWR3wR RzF0UXq+UJX3eyKjkWG8C8PVYDvodO/b51DzUbQyZ+2Lig2L3CtJICi1D2yJODJuak/q OuMHlgF0rS4l86DsY6ZqdxYpsPO8neRHsySRuBSofVthcvc3ln1BuAXDaL8OT2yzmxXC 20TP7XunV3gAn/j0gRfFhYOrmRmHzqnIvJTE3+k3txnCaL+4s4CAP88wW5EERwDbDjX1 LdsQ== X-Gm-Message-State: AOJu0YwOvVZqIVdZtdj74T6l7pMVjE5FCAgibFCXKRxFt/zbKrWlgBgc MdzeW+TH6uufwlP7Bjbh1+i9U44NxzO3Iu2m53GevN6qsRkk8bBUDBTgX5v3FjA= X-Google-Smtp-Source: AGHT+IHVs2lCJKy/UUZC1BNBkvIBfeCLLHIO7OTiYKoC1EFECe4p+YbLsSs5xxIM3yw0i3cximWUwA== X-Received: by 2002:a5d:5392:0:b0:33a:ead3:6438 with SMTP id d18-20020a5d5392000000b0033aead36438mr1921387wrv.33.1707396231405; Thu, 08 Feb 2024 04:43:51 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCUmFgAW+Skjw1lnmXbQXSf/9hq51jiHJjDAVQk/4K6QzmOq/O9rXIdU/p6mQ301ukgVBqm9o3SqZiK1KTEZS371ZL3D8guYUX1220vQ3lKtetn5ReofmJLqM8ihrVHEhouSo5NuTYAj7t38SFPmAoUEi6yDYC7hiJt0XMBmT+6lRYSy8dB2bKZCcMcd0e4nEGhiuqi82zhv9PJbv40h0N2C+ECiFqdOM5OP+4ha6aqrH44Trrd2RCMpVVre6hcviWQTMbcXaUhhjoN40hIwqfMFbxkWD/J5rfQw4c5bhFAkV0cb1O9Xqh7B1QC3WCjE0Jkrp6qErRskPMFP6uw18A+T1jmp+CzLOWgzUWRN4sKgD0a0fvJ/vyScZAOGAqsqdOGlu0TQC8zDOUfI6QznLcMJ0zchmA6kwKVRexIaqqZyLujTcQkCUTWAkVjraYQiQivt+PjbJcpI1ZK82jFTbdeRBED/3HtxNN1kXdnvthvusegfD9NCOY3o1gQinq6MiztY6j+yw6aygjn4izuKrWfTXUwl3n1zurce98xOwIMlKNH0iQaU893nFZbgkDsu3U8= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:50 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 04/17] dt-bindings: clock: r9a08g045-cpg: Add power domain IDs Date: Thu, 8 Feb 2024 14:42:47 +0200 Message-Id: <20240208124300.2740313-5-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Add power domain IDs for RZ/G3S (R9A08G045) SoC. Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- include/dt-bindings/clock/r9a08g045-cpg.h | 70 +++++++++++++++++++++++ 1 file changed, 70 insertions(+) diff --git a/include/dt-bindings/clock/r9a08g045-cpg.h b/include/dt-bindings/clock/r9a08g045-cpg.h index 410725b778a8..8281e9caf3a9 100644 --- a/include/dt-bindings/clock/r9a08g045-cpg.h +++ b/include/dt-bindings/clock/r9a08g045-cpg.h @@ -239,4 +239,74 @@ #define R9A08G045_I3C_PRESETN 92 #define R9A08G045_VBAT_BRESETN 93 +/* Power domain IDs. */ +#define R9A08G045_PD_ALWAYS_ON 0 +#define R9A08G045_PD_GIC 1 +#define R9A08G045_PD_IA55 2 +#define R9A08G045_PD_MHU 3 +#define R9A08G045_PD_CORESIGHT 4 +#define R9A08G045_PD_SYC 5 +#define R9A08G045_PD_DMAC 6 +#define R9A08G045_PD_GTM0 7 +#define R9A08G045_PD_GTM1 8 +#define R9A08G045_PD_GTM2 9 +#define R9A08G045_PD_GTM3 10 +#define R9A08G045_PD_GTM4 11 +#define R9A08G045_PD_GTM5 12 +#define R9A08G045_PD_GTM6 13 +#define R9A08G045_PD_GTM7 14 +#define R9A08G045_PD_MTU 15 +#define R9A08G045_PD_POE3 16 +#define R9A08G045_PD_GPT 17 +#define R9A08G045_PD_POEGA 18 +#define R9A08G045_PD_POEGB 19 +#define R9A08G045_PD_POEGC 20 +#define R9A08G045_PD_POEGD 21 +#define R9A08G045_PD_WDT0 22 +#define R9A08G045_PD_XSPI 23 +#define R9A08G045_PD_SDHI0 24 +#define R9A08G045_PD_SDHI1 25 +#define R9A08G045_PD_SDHI2 26 +#define R9A08G045_PD_SSI0 27 +#define R9A08G045_PD_SSI1 28 +#define R9A08G045_PD_SSI2 29 +#define R9A08G045_PD_SSI3 30 +#define R9A08G045_PD_SRC 31 +#define R9A08G045_PD_USB0 32 +#define R9A08G045_PD_USB1 33 +#define R9A08G045_PD_USB_PHY 34 +#define R9A08G045_PD_ETHER0 35 +#define R9A08G045_PD_ETHER1 36 +#define R9A08G045_PD_I2C0 37 +#define R9A08G045_PD_I2C1 38 +#define R9A08G045_PD_I2C2 39 +#define R9A08G045_PD_I2C3 40 +#define R9A08G045_PD_SCIF0 41 +#define R9A08G045_PD_SCIF1 42 +#define R9A08G045_PD_SCIF2 43 +#define R9A08G045_PD_SCIF3 44 +#define R9A08G045_PD_SCIF4 45 +#define R9A08G045_PD_SCIF5 46 +#define R9A08G045_PD_SCI0 47 +#define R9A08G045_PD_SCI1 48 +#define R9A08G045_PD_IRDA 49 +#define R9A08G045_PD_RSPI0 50 +#define R9A08G045_PD_RSPI1 51 +#define R9A08G045_PD_RSPI2 52 +#define R9A08G045_PD_RSPI3 53 +#define R9A08G045_PD_RSPI4 54 +#define R9A08G045_PD_CANFD 55 +#define R9A08G045_PD_ADC 56 +#define R9A08G045_PD_TSU 57 +#define R9A08G045_PD_OCTA 58 +#define R9A08G045_PD_PDM 59 +#define R9A08G045_PD_PCI 60 +#define R9A08G045_PD_SPDIF 61 +#define R9A08G045_PD_I3C 62 +#define R9A08G045_PD_VBAT 63 + +#define R9A08G045_PD_DDR 64 +#define R9A08G045_PD_TZCDDR 65 +#define R9A08G045_PD_OTFDE_DDR 66 + #endif /* __DT_BINDINGS_CLOCK_R9A08G045_CPG_H__ */ From patchwork Thu Feb 8 12:42:48 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549754 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f44.google.com (mail-wm1-f44.google.com [209.85.128.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95DC777F39 for ; Thu, 8 Feb 2024 12:43:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.44 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396237; cv=none; b=lohIqtyEZ8Epp027/MRIviQ8uhhHHwgz9To85gQ/ohaIDUdyW2sIQG82r6MwTItVd9wrbbM/8/9HFbXONSi4omSXfiBhu1MGNHfwuIB2JQM+fp0qs34l5Crc7P+ubr/r2qVvtM00T1xI0duD6AvUt4TZoKe0W3I0Rrk4/JCIMcg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396237; c=relaxed/simple; bh=EF1WGTgc7B/wPwokfhje4eT/Mebr8tr92pDDPkfm3H4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=tqYYzxKvzEBAhGVC6e1Bj+M/Jvt09hJw7ztOYNbKKE2QASa0IgLH+1Q0b/5ggRaquRcTkBzI7no+x2DzvLm+qIac48UvO5h0Yg+eS2KxbW86lFtSt6CK5OFiMiFckw2JrtysKSAww/0+vAQ1WhQHLy/jMxyIZ3HiD/oM2m3l8tA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Umz37Cnx; arc=none smtp.client-ip=209.85.128.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Umz37Cnx" Received: by mail-wm1-f44.google.com with SMTP id 5b1f17b1804b1-40fc6343bd2so15372925e9.1 for ; Thu, 08 Feb 2024 04:43:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396234; x=1708001034; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YVbMwB0TiglM9Jy2bve9nHK/i2B3Um4Ecj9XE9vae54=; b=Umz37CnxP9SO9Kcfxob2hndUOWMrpMtJi2LquUe+j3yv/jiGt1VnClGx3DEBQRt04G ih2wSFvQ7+0NjqVrjGvcELLFLRvafrm7m+JVBL5WDNTiNpjamxAwBu7vh1Jhfo6P3CFx RB6QaBl0yAXLGlE5Tz6oUKkQocjn1BEFlUxMu2KpsWhyLEPhAB3eMZWiKfeoCg1O5BsB neqDyfn/4GKjq1xKa8eMX992pt548jTzIAyJpXRL5aHwOl+Wnxy0fUZhMbpySCGZL0WC qTAEy4xDiBl0cnW4DA7sscgZ6FYu7V5sPtvc6vToOxD1OxinUoSOx/MAgj+wVvldMB5A W8MA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396234; x=1708001034; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YVbMwB0TiglM9Jy2bve9nHK/i2B3Um4Ecj9XE9vae54=; b=TXmAYBCqefj+w3hsChjRoQ8fxuSY4nLPWZYrS9QGeFRZRRrcHdmwrQut9hQiPb/Q2z smNMMKIchBXoSaOeYI+iyvdo/agOXS3urHtGPO8JZvGhaM5I+wYHM93hDlRoSO7+5qS1 LPXhc5NjHT9MOz+NHmobUqWY6HT+8DBCnS4zOGwuNhXVQFE4tZPLBMkQJeme1cx5eQGL G1Oobujshyarq4u5r1GMOz1+DINJtdCAd6i4Ih27Md0hY+KmpVqS+aaLEIUzVizot1ed 5TrBQb1g5x3AD6DdheH+EKvDEwRp1sL4DcuTkDlfkgqxhDaYFyw65bSq+eCBHTXnN6zy /Ayw== X-Gm-Message-State: AOJu0YzRL9S4v1aklHIQGJTKbplFMOtD5JUciePfic0K5uwqyHCsuHWK MLfAOLRgfyTHS3G0if9mxA6CXkZSZgxGoaS9oHVErV2ZiswZWaGKxw3xSL/K1l0= X-Google-Smtp-Source: AGHT+IFGzF9o2pTF9T3Gci4TSPWcIsOUNfNbwJnaBk6HW7gCXyCkEcJabWF2d2a4zsvkUeM6h7+Pow== X-Received: by 2002:a05:600c:1e1d:b0:40f:f4b2:b26 with SMTP id ay29-20020a05600c1e1d00b0040ff4b20b26mr5738131wmb.25.1707396233978; Thu, 08 Feb 2024 04:43:53 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCW+k3ak3Q1EAZ44zAFQPvAThcwM466bhXPNIxXdC0k+54Ou7Zc12txWb58P6bsgdd6OT/w183dgapwgULEVG/ja7p/6VXKOKpT+MtV6ONpsgZU22nzt5NFnpcivsGxTLBsffy2XBOkR6aygjtY2sYYajYX570vNa6itMviKmUW3M5dIhgxqAheRT4dzyGXIksavPo2IdYe+20QSO946qX3hna55YZvGE5mRX2dO+yzE+EEcZBUJPUY25g6hTXPYi9ZwW+nqXLtFXFhjczn0qcibAomrERJzAJ9Bd2PYioQ7Rjs8wywIlbk4UxTI2V0l40yeWyyKcrZwtn2yN1u8icvnREZZEt+tIcHVRX+DMADriAAGj8+htO/QbKMRtYapriyn2R9RfS25WNfbCk6024l4bftl0+DZ+rTGhZ8w7kuA64+GGvLU18c2NV2HIOeYW+Ki68P7icEAi5t2b1tk7nMqJKKohxeJOvpJWEbDkt+aXWJNYXAHajWum7ELpdGlfL76g0x6l1a8oUVR+d7xN13hVXNOI8m6pEBxETYCVGNGYRJ3oBo/WrzYMdk9niAjtvc= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:53 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 05/17] dt-bindings: clock: r9a09g011-cpg: Add always-on power domain IDs Date: Thu, 8 Feb 2024 14:42:48 +0200 Message-Id: <20240208124300.2740313-6-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Add always-on power domain ID for RZ/V2M (R9A09G011) SoC. Signed-off-by: Claudiu Beznea --- include/dt-bindings/clock/r9a09g011-cpg.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/include/dt-bindings/clock/r9a09g011-cpg.h b/include/dt-bindings/clock/r9a09g011-cpg.h index 41dd585d7115..250499faf049 100644 --- a/include/dt-bindings/clock/r9a09g011-cpg.h +++ b/include/dt-bindings/clock/r9a09g011-cpg.h @@ -349,4 +349,7 @@ #define R9A09G011_DDI_RESET 93 #define R9A09G011_DDI_RESETN_APB 94 +/* Power domain IDs. */ +#define R9A09G011_PD_ALWAYS_ON 0 + #endif /* __DT_BINDINGS_CLOCK_R9A09G011_CPG_H__ */ From patchwork Thu Feb 8 12:42:49 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549755 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 06AF678B6E for ; Thu, 8 Feb 2024 12:43:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396239; cv=none; b=LjCCdLrHEVqgaF8g+1slugdKSV47mjnmaenpNx+QesXxP+/orOG241GAabAKBfcf862eQhvYjnX+o/YGTtPiaSGRb+t5oAKh9rLdjxhAcxTwzppPuJENXm5v0V2WCPEywCMRJ1Wx3PGMMWzJv47Qr7hP5GqiJR5utRz6q1kR7wk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396239; c=relaxed/simple; bh=v//21KnnDrpqx39OxUt/lqL3cNOdm1jgjiI36bhErsE=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=oCMhsEZgxYp3ABMXXvoSShldb1wsO6UvYQfxhw+mV5yOEKzal0TSxHRe+yp/1nMQbeJ4gwm6UCnhoUfz3gJKGOYTm/EDd2QVDZ4xO/oqJXLTG/jnlWpp2+1oV1Mc5gFTg0ahYVX2oLKnTUajVgYr+yQcp39EjOTCT3gl8pG4NVY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=Xp8nbnL6; arc=none smtp.client-ip=209.85.128.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="Xp8nbnL6" Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-41008ab427fso16154145e9.0 for ; Thu, 08 Feb 2024 04:43:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396236; x=1708001036; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Ryh17vkvT9rK0W07k4+YFM6FrPWL3ef1PYzKuNba8sI=; b=Xp8nbnL67o19u+sNe+HrLLxRdoXz6kuwP1cNB20SZueg9926xxqxRmc9vH2SPKcs4c J8u9O0uLlltCgW7saB79WMq2pOBQsv32FQfa4pOqJlLpI3EHej93ot0QKlnuCBt5abCE 2cNV8pyGrxaFzX1LD+UdZOyOBmFnuABFY+zt1sfubowSX0XIQnLX/CtlQ415LdVYDx7h nuOWrrYLptYpYAChgLVNsfryreXxubVQp8m3bc/4KdkukVun4ZYxpo3iqVObR1knLpcm 0R/CpV3VvhKrq+iv89Ou4NW3TcLXPySZnFlhXN6irXlTHdywglSr1VdsOmCRE2Q1G8S6 /+dw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396236; x=1708001036; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Ryh17vkvT9rK0W07k4+YFM6FrPWL3ef1PYzKuNba8sI=; b=f0ZHb/Np7MPZw0ixD3jZw8YTVt/6ThSIKacrX6RhUq1ij2QCM7Cvrc4U7khmOP7Fqq oVlht7ay+Wrg/cyWrDG2u5XIN9srfs9+JjiHueICxHJrCfhr7Ii0hJzz2tWtyiwRuWab lk8nfFg/EsU57LC4K2r4LUhokfYNT15pQBRnr0dtwRxaExYbKorbv1mh9SbpbrStoPO8 MN/sqvCwgjD1lz2s6d5oUkOWh4Dr25vWKfshZxVoPhvyLXzSJQ83fVj3+OKYhwhMWXii UGDFMXWEdZ0soFhVKwzNa9qObIjRbxG/dNV01uQI+2qQAm8030NgBqOnih/adD7/8S+a O2LA== X-Gm-Message-State: AOJu0YybERpJLFDU9GA4HDSghRWMA+ZceV2GciochA2jHU/SdiLqw5oo fxs5Qcb2InaMByyVGGVa+Ynvn4+o8r9WYNui98rG/73zhhFeGB3tAjs/McqTjXo= X-Google-Smtp-Source: AGHT+IHunpYJbYbBjEl+8Rn5E8DhUzBiGFBc6/YTorX+D5VQ+y5VLngR+jFaUnHhz8Rw+cH4nUY4yA== X-Received: by 2002:a05:600c:548e:b0:40f:ba01:6125 with SMTP id iv14-20020a05600c548e00b0040fba016125mr7327127wmb.32.1707396236421; Thu, 08 Feb 2024 04:43:56 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCVaVxKvgjdrUHMcn+vDtcSzWaDLuDkKGG1MKSWLY3PNZ0O8PwbQ/8uKSqKMrqsQyqbOXAvtKOsO1LiBcuVvKeuoJx/oI6dD0l+RKX2QOWKdpr1o20p4aJVnt9tdtQVLVnhgLycsbb0MxgH8LB4WbTuAL2XDwzB5Zl4Rzg1ujmlof7uMPM4JuCUmoaQjhm1yeySRXnRdu0m7SxyBzq4hhN7AUVPRnkUG9Od2zTGWQWtP3uzmqD4IOp99FGsKRXP2RVqFf/7rsH2xbwC4umSG+DsLKMgAYh1jBS1cVLJ8reXQ95Kt2dZyD+dqaa3OZ2TKL+wd0TaHTvsUF685HHjxJmb1MFPemn1IMMFHQ5SDchoPTqUuEtydBYfK4Bna0OuO43zXHHHDpGgJENqzdos6kbRBndcwPaLKecp8w+qSOlcZeun+FZn5SOSL9hG2I0UghoAdsJjm2wzRQvyBGvK45w/YznQaw0mhfYpvHJHNwf+VoRuJTR0X+SwDStf+YxKzZKBFvcUWqE/eH8EKHSLN8tzSHCXW8KKjCt7vT47cvh0+bQ+Oa4H96qsLHH3XRAJGMOg= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:56 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 06/17] dt-bindings: clock: renesas,rzg2l-cpg: Update #power-domain-cells = <1> Date: Thu, 8 Feb 2024 14:42:49 +0200 Message-Id: <20240208124300.2740313-7-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea The driver will be modified (in the next commits) to be able to specify individual power domain ID for each IP. Update the documentation to cope with this. Signed-off-by: Claudiu Beznea --- .../devicetree/bindings/clock/renesas,rzg2l-cpg.yaml | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml index 80a8c7114c31..d7de3ddbc613 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml @@ -57,7 +57,7 @@ properties: can be power-managed through Module Standby should refer to the CPG device node in their "power-domains" property, as documented by the generic PM Domain bindings in Documentation/devicetree/bindings/power/power-domain.yaml. - const: 0 + const: 1 '#reset-cells': description: @@ -84,6 +84,6 @@ examples: clocks = <&extal_clk>; clock-names = "extal"; #clock-cells = <2>; - #power-domain-cells = <0>; + #power-domain-cells = <1>; #reset-cells = <1>; }; From patchwork Thu Feb 8 12:42:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549756 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4B6979951 for ; Thu, 8 Feb 2024 12:44:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396243; cv=none; b=a76edV2T3DbJJzOk2e47lLI0xDBbQ+TmhEiAbKGG3nICqY7qppYDh+5S3Q4IUOkJgZCo42TYUChhrqUaSusIeOf0+hvXK/FtD1ULWRjJDPM93xwyUqMyMJau2PtnBxBz+saj59pP4a/HidLxqLS7bEnJClNscmGnacZT1ciafVg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396243; c=relaxed/simple; bh=tDOmLAGfhVEz4/QtfXnjHFgiHQJjjE1A7Q52Ka2mBiY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ftZD3YNpykZuQseW6klSKIpTFvOVZD4bIEwfQcjpwPKEmctCyaIlEji05OZnSQXhR1ZwhLyOW9QwIrb2lsn3qxxvSMi1aN6y4+euXMe7wpzEYC9Zz5+Gj+sz0niTv+vt9/jmVRBW2HznoIOzxhjbzGBjZ2HPQEVuHC9jvM6WV5k= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=bjaXyTig; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="bjaXyTig" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-511234430a4so3611979e87.3 for ; Thu, 08 Feb 2024 04:44:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396239; x=1708001039; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1YxpUHAla5Wryw9iIi3tPbE4ZbFceRrwYviiC216IIY=; b=bjaXyTigyKx0T6Gt8rNZaJly4nA6SjwiqqqfBOIPASXY+NuzQWKmlzwsnUZXd7BO4e RQuBVbegI+BxLFPoN1AS3XKtZeQ59iifX6nSDQddrZodbRguEK7v/5n7rjCHSRERnNW0 LN5JdM1sTKWk1Gez6o1392zjLDwhIQogvQaNB5jUChdA99IpnC9Bo2n4AcfaMryBODDr mZ/fogQL7EXGVdzBR4XO4IxVc+NR3+SDFC1hEfZGurS1s4y/gU+/PQYnDWeqVgSrPHip 2/YYMTVBbjMpCPSRGqDk4Lm0sU2kUz8iQItJ+exBXBKiODzpr15xVr8FlFgs4wjUxfL3 Ex/Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396239; x=1708001039; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1YxpUHAla5Wryw9iIi3tPbE4ZbFceRrwYviiC216IIY=; b=mkzKpcL9IHcpkrmgfIlOccZMRFhuaT5yZU8nf+h/H+kpd+zNxsMXt6+oG0AxZe008V BtGAcC/xfrPgl25GIQmNV38+Q2MrcW6yZBZ38bx3LJ1OAIcCYjGpXYB4r6osNfmSWPrD +brAq/EStZQZl5Or3N8dvydYziLnDy0QWKxsaQTKx6c1mXJ6NeN4w/Q4Nsydw0emtR0q pTbtK2r9+3CNVQ/UhvlsFJNDdwqFDGYmtN3f4YOmTaFfEj5WbZMRjIewetHqgRYFd6Pj tJJB2f+JeklihLCUZOWVXoKc81uRImwq7F5VMp+0Ic8erJqth0521m97T2yVf8T5m7An +slg== X-Gm-Message-State: AOJu0YwVpwlRysY0ddpNrsymGmMSxyjDs1F0vWkOggJP21h5rNPVkxPc 3VpHjZefBZpYa+RS1h8inbYe/nuQRMQb2T0RFBmCEEjEsip/RkTBPJpslWwUrgxVvbsxMWYxgZz 7 X-Google-Smtp-Source: AGHT+IEKsZUH+UVex+YI3uwJfRxWtfbbPqahbMhEtGb4tIBVaIIfJ40rMF36QBSolr0R8HS2lBa7pA== X-Received: by 2002:a05:6512:ad5:b0:511:60d0:c0ec with SMTP id n21-20020a0565120ad500b0051160d0c0ecmr6465924lfu.36.1707396238908; Thu, 08 Feb 2024 04:43:58 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCUMKC5QQ1BLQI72au2TdIqDut80ECvA/v8OPNWI/SG6QJB2n6yaW9Fu7epCTnz3wjA8QoOy1MfAHzmmqM27jhJo+nVEGEtQBck0AG6oQ0t3fjR2ztEXXoG6a1VulSo47fIsmNW6hAvGyfXVz/KwCF/Xs11OoV2GmkHAXPvWedNQnSixAr0Ce4TVARb1gJe1O5f3HnqtbNxqoi4pT3lSQ5skqAGa7njBuggI78j5e+Y2gnbT31y7JQDLub1jqQEyv+eLEDjQfJrXPK8+CBMV7vy2GG2zqvWzBmqKl9tMnC3wZFcMeA8RCJ6mhtFqMApxyLMKJXM9cY1Zd74kHYX3SqYKsHWna4lbQllT87visC2pBLnlUpum9W2NHaHtw18IewYRRyri+bLDZywHj2J/Ur6nfCnP7OV62ddi31EenKZotCKZlKfZjjG7ZLTIso5GmA3ndpid3/TJyn9P4YOPz9Zj8l75qGNXQwU3IRgwM5CbduM82Kqoo8a+vx9WuFuRuhwXfwH/vH75/2J91GLoihIbxXOs8oELAKKMsiVw5/Juh/RLgAkLp1vXHDNQ+mTGeis= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:43:58 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 07/17] clk: renesas: rzg2l: Extend power domain support Date: Thu, 8 Feb 2024 14:42:50 +0200 Message-Id: <20240208124300.2740313-8-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea RZ/{G2L, V2L, G3S}-based CPG versions have support for saving extra power when clocks are disabled by activating module standby. This is done through MSTOP-specific registers that are part of CPG. Each individual module has one or more bits associated with one MSTOP register (see table "Registers for Module Standby Mode" from HW manuals). Hardware manual associates modules' clocks with one or more MSTOP bits. There are 3 mappings available (identified by researching RZ/G2L, RZ/G3S, RZ/V2L HW manuals): case 1: N clocks mapped to N MSTOP bits (with N={0, ..., X}) case 2: N clocks mapped to 1 MSTOP bit (with N={0, ..., X}) case 3: N clocks mapped to M MSTOP bits (with N={0, ..., X}, M={0, ..., Y}) Case 3 has been currently identified on RZ/V2L for the VCPL4 module. To cover all three cases, the individual platform drivers will provide to clock driver MSTOP register offset and associated bits in this register as a bitmask and the clock driver will apply this bitmask to proper MSTOP register. Apart from MSTOP support, RZ/G3S can save more power by powering down the individual IPs (after MSTOP has been set) if proper bits in CPG_PWRDN_IP{1,2} registers are set. The MSTOP and IP power down support were implemented through power domains. Platform-specific clock drivers will register an array of type struct rzg2l_cpg_pm_domain_init_data, which will be used to instantiate properly the power domains. Signed-off-by: Claudiu Beznea --- drivers/clk/renesas/rzg2l-cpg.c | 227 ++++++++++++++++++++++++++++++-- drivers/clk/renesas/rzg2l-cpg.h | 68 ++++++++++ 2 files changed, 281 insertions(+), 14 deletions(-) diff --git a/drivers/clk/renesas/rzg2l-cpg.c b/drivers/clk/renesas/rzg2l-cpg.c index 3d2daa4ba2a4..3a7168c314c2 100644 --- a/drivers/clk/renesas/rzg2l-cpg.c +++ b/drivers/clk/renesas/rzg2l-cpg.c @@ -139,7 +139,6 @@ struct rzg2l_pll5_mux_dsi_div_param { * @num_resets: Number of Module Resets in info->resets[] * @last_dt_core_clk: ID of the last Core Clock exported to DT * @info: Pointer to platform data - * @genpd: PM domain * @mux_dsi_div_params: pll5 mux and dsi div parameters */ struct rzg2l_cpg_priv { @@ -156,8 +155,6 @@ struct rzg2l_cpg_priv { const struct rzg2l_cpg_info *info; - struct generic_pm_domain genpd; - struct rzg2l_pll5_mux_dsi_div_param mux_dsi_div_params; }; @@ -1559,9 +1556,34 @@ static bool rzg2l_cpg_is_pm_clk(struct rzg2l_cpg_priv *priv, return true; } +/** + * struct rzg2l_cpg_pm_domain - RZ/G2L PM domains data structure + * @domains: generic PM domains + * @onecell_data: cell data + */ +struct rzg2l_cpg_pm_domain { + struct generic_pm_domain **domains; + struct genpd_onecell_data onecell_data; +}; + +/** + * struct rzg2l_cpg_pd - RZ/G2L power domain data structure + * @priv: pointer to CPG private data structure + * @genpd: generic PM domain + * @conf: CPG PM domain configuration info + * @id: RZ/G2L power domain ID + */ +struct rzg2l_cpg_pd { + struct rzg2l_cpg_priv *priv; + struct generic_pm_domain genpd; + struct rzg2l_cpg_pm_domain_conf conf; + u16 id; +}; + static int rzg2l_cpg_attach_dev(struct generic_pm_domain *domain, struct device *dev) { - struct rzg2l_cpg_priv *priv = container_of(domain, struct rzg2l_cpg_priv, genpd); + struct rzg2l_cpg_pd *pd = container_of(domain, struct rzg2l_cpg_pd, genpd); + struct rzg2l_cpg_priv *priv = pd->priv; struct device_node *np = dev->of_node; struct of_phandle_args clkspec; bool once = true; @@ -1617,31 +1639,208 @@ static void rzg2l_cpg_detach_dev(struct generic_pm_domain *unused, struct device } static void rzg2l_cpg_genpd_remove(void *data) +{ + struct genpd_onecell_data *celldata = data; + + for (unsigned int i = 0; i < celldata->num_domains; i++) + pm_genpd_remove(celldata->domains[i]); +} + +static void rzg2l_cpg_genpd_remove_simple(void *data) { pm_genpd_remove(data); } +static int rzg2l_cpg_power_on(struct generic_pm_domain *domain) +{ + struct rzg2l_cpg_pd *pd = container_of(domain, struct rzg2l_cpg_pd, genpd); + struct rzg2l_cpg_priv *priv = pd->priv; + u32 off, mask; + + /* Set PWRDN. */ + if (pd->conf.pwrdn) { + off = PWRDN_OFF(pd->conf.pwrdn); + mask = PWRDN_MASK(pd->conf.pwrdn) << 16; + writel(mask, priv->base + off); + } + + /* Set MSTOP. */ + if (pd->conf.mstop) { + off = MSTOP_OFF(pd->conf.mstop); + mask = MSTOP_MASK(pd->conf.mstop) << 16; + writel(mask, priv->base + off); + } + + return 0; +} + +static int rzg2l_cpg_power_off(struct generic_pm_domain *domain) +{ + struct rzg2l_cpg_pd *pd = container_of(domain, struct rzg2l_cpg_pd, genpd); + struct rzg2l_cpg_priv *priv = pd->priv; + u32 off, mask; + + /* Set MSTOP. */ + if (pd->conf.mstop) { + off = MSTOP_OFF(pd->conf.mstop); + mask = MSTOP_MASK(pd->conf.mstop); + writel(mask | (mask << 16), priv->base + off); + } + + /* Set PWRDN. */ + if (pd->conf.pwrdn) { + off = PWRDN_OFF(pd->conf.pwrdn); + mask = PWRDN_MASK(pd->conf.pwrdn); + writel(mask | (mask << 16), priv->base + off); + } + + return 0; +} + +static int __init rzg2l_cpg_pd_setup(struct rzg2l_cpg_pd *pd, bool always_on) +{ + struct dev_power_governor *governor; + + pd->genpd.flags |= GENPD_FLAG_PM_CLK | GENPD_FLAG_ACTIVE_WAKEUP; + pd->genpd.attach_dev = rzg2l_cpg_attach_dev; + pd->genpd.detach_dev = rzg2l_cpg_detach_dev; + if (always_on) { + pd->genpd.flags |= GENPD_FLAG_ALWAYS_ON; + governor = &pm_domain_always_on_gov; + } else { + pd->genpd.power_on = rzg2l_cpg_power_on; + pd->genpd.power_off = rzg2l_cpg_power_off; + governor = &simple_qos_governor; + } + + return pm_genpd_init(&pd->genpd, governor, false); +} + static int __init rzg2l_cpg_add_clk_domain(struct rzg2l_cpg_priv *priv) { struct device *dev = priv->dev; struct device_node *np = dev->of_node; - struct generic_pm_domain *genpd = &priv->genpd; + struct rzg2l_cpg_pd *pd; int ret; - genpd->name = np->name; - genpd->flags = GENPD_FLAG_PM_CLK | GENPD_FLAG_ALWAYS_ON | - GENPD_FLAG_ACTIVE_WAKEUP; - genpd->attach_dev = rzg2l_cpg_attach_dev; - genpd->detach_dev = rzg2l_cpg_detach_dev; - ret = pm_genpd_init(genpd, &pm_domain_always_on_gov, false); + pd = devm_kzalloc(priv->dev, sizeof(*pd), GFP_KERNEL); + if (!pd) + return -ENOMEM; + + pd->genpd.name = np->name; + pd->priv = priv; + ret = rzg2l_cpg_pd_setup(pd, true); if (ret) return ret; - ret = devm_add_action_or_reset(dev, rzg2l_cpg_genpd_remove, genpd); + ret = devm_add_action_or_reset(dev, rzg2l_cpg_genpd_remove_simple, &pd->genpd); if (ret) return ret; - return of_genpd_add_provider_simple(np, genpd); + return of_genpd_add_provider_simple(np, &pd->genpd); +} + +static struct generic_pm_domain * +rzg2l_cpg_pm_domain_xlate(struct of_phandle_args *spec, void *data) +{ + struct generic_pm_domain *domain = ERR_PTR(-ENOENT); + struct genpd_onecell_data *genpd = data; + + if (spec->args_count != 1) + return ERR_PTR(-EINVAL); + + for (unsigned int i = 0; i < genpd->num_domains; i++) { + struct rzg2l_cpg_pd *pd = container_of(genpd->domains[i], struct rzg2l_cpg_pd, + genpd); + + if (pd->id == spec->args[0]) { + domain = &pd->genpd; + break; + } + } + + return domain; +} + +static int __init rzg2l_cpg_add_pm_domains(struct rzg2l_cpg_priv *priv) +{ + const struct rzg2l_cpg_info *info = priv->info; + struct device *dev = priv->dev; + struct device_node *np = dev->of_node; + struct rzg2l_cpg_pm_domain *domains; + struct generic_pm_domain *parent; + u32 ncells; + int ret; + + ret = of_property_read_u32(np, "#power-domain-cells", &ncells); + if (ret) + return ret; + + /* For backward compatibility. */ + if (!ncells) + return rzg2l_cpg_add_clk_domain(priv); + + domains = devm_kzalloc(priv->dev, sizeof(*domains), GFP_KERNEL); + if (!domains) + return -ENOMEM; + + domains->domains = devm_kcalloc(priv->dev, info->num_pm_domains, + sizeof(struct generic_pm_domain *), GFP_KERNEL); + if (!domains->domains) + return -ENOMEM; + + domains->onecell_data.domains = domains->domains; + domains->onecell_data.num_domains = info->num_pm_domains; + domains->onecell_data.xlate = rzg2l_cpg_pm_domain_xlate; + + ret = devm_add_action_or_reset(dev, rzg2l_cpg_genpd_remove, &domains->onecell_data); + if (ret) + return ret; + + for (unsigned int i = 0; i < info->num_pm_domains; i++) { + bool always_on = !!(info->pm_domains[i].flags & RZG2L_PD_F_ALWAYS_ON); + struct rzg2l_cpg_pd *pd; + + pd = devm_kzalloc(priv->dev, sizeof(*pd), GFP_KERNEL); + if (!pd) + return -ENOMEM; + + pd->genpd.name = info->pm_domains[i].name; + pd->conf = info->pm_domains[i].conf; + pd->id = info->pm_domains[i].id; + pd->priv = priv; + + ret = rzg2l_cpg_pd_setup(pd, always_on); + if (ret) + return ret; + + if (always_on) { + ret = rzg2l_cpg_power_on(&pd->genpd); + if (ret) + return ret; + } + + domains->domains[i] = &pd->genpd; + /* Parent should be on the very first entry of info->pm_domains[]. */ + if (info->pm_domains[i].flags & RZG2L_PD_F_PARENT) { + parent = &pd->genpd; + continue; + } + + ret = pm_genpd_add_subdomain(parent, &pd->genpd); + if (ret) + return ret; + } + + ret = of_genpd_add_provider_onecell(np, &domains->onecell_data); + if (ret) + return ret; + + /* Prepare for power down the BUSes in power down mode. */ + if (info->pm_domain_pwrdn_mstop) + writel(CPG_PWRDN_MSTOP_ENABLE, priv->base + CPG_PWRDN_MSTOP); + + return 0; } static int __init rzg2l_cpg_probe(struct platform_device *pdev) @@ -1697,7 +1896,7 @@ static int __init rzg2l_cpg_probe(struct platform_device *pdev) if (error) return error; - error = rzg2l_cpg_add_clk_domain(priv); + error = rzg2l_cpg_add_pm_domains(priv); if (error) return error; diff --git a/drivers/clk/renesas/rzg2l-cpg.h b/drivers/clk/renesas/rzg2l-cpg.h index 6e38c8fc888c..00d12b04ba2f 100644 --- a/drivers/clk/renesas/rzg2l-cpg.h +++ b/drivers/clk/renesas/rzg2l-cpg.h @@ -27,6 +27,16 @@ #define CPG_PL6_ETH_SSEL (0x418) #define CPG_PL5_SDIV (0x420) #define CPG_RST_MON (0x680) +#define CPG_ACPU_MSTOP (0xB60) +#define CPG_MCPU2_MSTOP (0xB68) +#define CPG_PERI_COM_MSTOP (0xB6C) +#define CPG_PERI_CPU_MSTOP (0xB70) +#define CPG_PERI_DDR_MSTOP (0xB74) +#define CPG_REG1_MSTOP (0xB80) +#define CPG_TZCDDR_MSTOP (0xB84) +#define CPG_PWRDN_IP1 (0xBB0) +#define CPG_PWRDN_IP2 (0xBB4) +#define CPG_PWRDN_MSTOP (0xBC0) #define CPG_OTHERFUNC1_REG (0xBE8) #define CPG_SIPLL5_STBY_RESETB BIT(0) @@ -70,6 +80,8 @@ #define EXTAL_FREQ_IN_MEGA_HZ (24) +#define CPG_PWRDN_MSTOP_ENABLE (BIT(16) | BIT(0)) + /** * Definitions of CPG Core Clocks * @@ -234,6 +246,54 @@ struct rzg2l_reset { #define DEF_RST(_id, _off, _bit) \ DEF_RST_MON(_id, _off, _bit, -1) +/** + * struct rzg2l_cpg_pm_domain_conf - PM domain configuration data structure + * @mstop: MSTOP configuration (MSB = register offset, LSB = bitmask) + * @pwrdn: PWRDN configuration (MSB = register offset, LSB = register bit) + */ +struct rzg2l_cpg_pm_domain_conf { + u32 mstop; + u32 pwrdn; +}; + +/** + * struct rzg2l_cpg_pm_domain_init_data - PM domain init data + * @name: PM domain name + * @conf: PM domain configuration + * @flags: RZG2L PM domain flags (see RZG2L_PD_F_*) + * @id: PM domain ID (similar to the ones defined in + * include/dt-bindings/clock/-cpg.h) + */ +struct rzg2l_cpg_pm_domain_init_data { + const char * const name; + struct rzg2l_cpg_pm_domain_conf conf; + u32 flags; + u16 id; +}; + +#define DEF_PD(_name, _id, _mstop_conf, _pwrdn_conf, _flags) \ + { \ + .name = (_name), \ + .id = (_id), \ + .conf = { \ + .mstop = (_mstop_conf), \ + .pwrdn = (_pwrdn_conf), \ + }, \ + .flags = (_flags), \ + } + +#define MSTOP(name, bitmask) ((CPG_##name##_MSTOP) << 16 | (bitmask)) +#define MSTOP_OFF(conf) ((conf) >> 16) +#define MSTOP_MASK(conf) ((conf) & GENMASK(15, 0)) + +#define PWRDN(name, bit) ((CPG_PWRDN_##name) << 16 | BIT(bit)) +#define PWRDN_OFF(conf) ((conf) >> 16) +#define PWRDN_MASK(conf) ((conf) & GENMASK(15, 0)) + +/* Power domain flags. */ +#define RZG2L_PD_F_PARENT BIT(0) +#define RZG2L_PD_F_ALWAYS_ON BIT(1) + /** * struct rzg2l_cpg_info - SoC-specific CPG Description * @@ -252,6 +312,9 @@ struct rzg2l_reset { * @crit_mod_clks: Array with Module Clock IDs of critical clocks that * should not be disabled without a knowledgeable driver * @num_crit_mod_clks: Number of entries in crit_mod_clks[] + * @pm_domains: PM domains init data array + * @num_pm_domains: Number of PM domains + * @pm_domain_pwrdn_mstop: Specifies if PWRDN MSTOP is supported * @has_clk_mon_regs: Flag indicating whether the SoC has CLK_MON registers */ struct rzg2l_cpg_info { @@ -278,6 +341,11 @@ struct rzg2l_cpg_info { const unsigned int *crit_mod_clks; unsigned int num_crit_mod_clks; + /* Power domain. */ + const struct rzg2l_cpg_pm_domain_init_data *pm_domains; + unsigned int num_pm_domains; + bool pm_domain_pwrdn_mstop; + bool has_clk_mon_regs; }; From patchwork Thu Feb 8 12:42:51 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549757 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D81C179DD8 for ; Thu, 8 Feb 2024 12:44:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396244; cv=none; b=DpxB1sBzp96Bxo7liVPw7MaIAV1zpBHS9cpV+pdoqXDdr7oyExuixb7u9eqlxVicoRA43mXDLubPRU7dPLLsNaV9EeCGLWUHwcdD5VX8qfMRW50WIvyqWYqOugtn0As0nI5WZeSZxrNPEgt8J3k59+al3EyHtMXC0GIJA+wjj0I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396244; c=relaxed/simple; bh=+gSZowtOafOkFEg/8GzUB59ugQv6XER3KjvpNas12QQ=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=FcEk5CviQhYeVvII/O7YcEboKqUDQIXiuojZ0TiFZ7sp1m33fzHuK2vsb1MQxpP86k8oe0awWsb+6g8zOd8FWAOPb5QGdhjK7jXQN8mw6CkP+wTwBKlZ9Gi51SOK8pM0GtNk/ELw7Ne1HfFfxdHb3tVC3SUU726nZC3qGSI7BVU= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=FP9DzUmq; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="FP9DzUmq" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-40ef3f351d2so4833035e9.1 for ; Thu, 08 Feb 2024 04:44:02 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396241; x=1708001041; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Nv9Z6nQcLOaMLoKcRVuDq7kdqWUsIytFPDBtdXgyc1s=; b=FP9DzUmqXfFDC/9mImdmE/T1f02N2v/+m62ALpAo8VX/UTp8wPJWwH0ftFBUAq84pN eurLeXYnH1Sikq+JBKGnmnwMqSrKhTX2lB6PB6A68mnsIcMG1uS7YbAYmMX22uRUpb+Z WgnBVEFtZ8GJceeLfs2TH3GkkK/WVosbleFjOHdEdbHZVvM07wtQ0h4VobsIJdttYLau XFf17/0xB92XabnZ3qHidPgGTWjL5NHlrnr1psWhZBwUCXjWZeSnUrMt0LnkHT3XAbfk CmtDu/a8bffuZmaXr2T2N6do1bpIFW589cAd3yY8YJhKtO/Tsf/Je8P2kSYS3J3u22GG mH+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396241; x=1708001041; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Nv9Z6nQcLOaMLoKcRVuDq7kdqWUsIytFPDBtdXgyc1s=; b=IXn4twhlBT2bRAISW19xoCsZXG835g5+3pkPW/uuQR1z+pdwRlrlnhTE8tSF9paP0/ C/pm/48+hre2a8Xdn7RelqVdgXn92/1CBlc3biDFljL9mVj1SovwnYhuTy9/ejv5k1Y8 9xVjga24TF7eXAs5wZe8x/aCiVNpdaPfac5bnhLJBd7c+FC1DDTyRBmDWEJSlhqnt/Cl hourZIlWosS/N5m1kvquJFhrQaSEWFNINVb5xEsVsoi6b7zCECMm8jGFseu//O//s6sF Hez+IlQFO161fxujO2MxzBIr1eqAXVhncpeY+AWdQx9K9wg9aEJvIyejMZmERwX0sta9 uABg== X-Gm-Message-State: AOJu0Yycb5Iv0TZ4DEzHgMqZOZ0HQVoE1SrTd+lI1Cfik2xRornqqx5U SLVKuRxnE5UKL4BnxDtDRGwY487UPAjprdOIu9AkKc0aRVF1YReo/Vvgao4t7ps= X-Google-Smtp-Source: AGHT+IGPf+tOjZxKr12KJ5O/kHqF0Pw/lgg3MGFgbg4N1gp8MsFkI8SOVl/Z6PrM4cqJntkkJTHPFA== X-Received: by 2002:a05:600c:310f:b0:410:250b:23e9 with SMTP id g15-20020a05600c310f00b00410250b23e9mr2015911wmo.10.1707396241228; Thu, 08 Feb 2024 04:44:01 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCW2QgNkbPk5Pfnbvt3t9K4nhWX52PbIVQJ7YusgWGo/a3ebnA0tziphGQNx9jHLoW6hMMVCUT1/QEdegQQvR4Q7z1ZaVBDXEkm1Uk5zOoKaGbMlIHEyxA2ZCxPHtc98YFTSCUCo3WjYn41bDdzxnW72rZvkI5odMdlQdi+TwnGF8q7UZv1A3BucB2TiBsVYNHmDtbSe41Brz5dY66mFfGd1/AVCCtDBZAnrC+4XVMeDol6twNJ/AoIgx6OLJfw49yX82n5UbYorlkml0XJ9S+UadQXdILF83WibuRK2Krx3C8rJFXW+XBgpvf421nMy9LJTo7sUnX8/jnfLtkqgJzdnQ04bwvsBa4o38SgC9n2qZXrN1ZcYixYj7DekGjPuJ+5HZ7DnucGay0G2KjZs/GpojdJfT6gJhk7tlasGy6tnZ5kW7sxGsjwLfajgeHvqrX3XcVeMbnsWgzogBSjl4Pl/+ffp+H6HbmoVBVGsEJlemE0W0XJdEYj84DYlo82ErVnmgzQU5gbGiSzbXRcfMxc4fo9bulECVaiKwJZeSO+cQKEo0NR/vMUwcFq76KiTtpo= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.43.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:00 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 08/17] clk: renesas: r9a07g043: Add initial support for power domains Date: Thu, 8 Feb 2024 14:42:51 +0200 Message-Id: <20240208124300.2740313-9-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Instantiate always-on power domain for R9A07G043 SoC. At the moment, all the IPs are part of this domain. Signed-off-by: Claudiu Beznea --- drivers/clk/renesas/r9a07g043-cpg.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/clk/renesas/r9a07g043-cpg.c b/drivers/clk/renesas/r9a07g043-cpg.c index acfb06cad441..3a7fddd1fa61 100644 --- a/drivers/clk/renesas/r9a07g043-cpg.c +++ b/drivers/clk/renesas/r9a07g043-cpg.c @@ -358,6 +358,11 @@ static const unsigned int r9a07g043_no_pm_mod_clks[] = { }; #endif +static const struct rzg2l_cpg_pm_domain_init_data r9a07g043_pm_domains[] = { + DEF_PD("always-on", R9A07G043_PD_ALWAYS_ON, 0, 0, + RZG2L_PD_F_PARENT | RZG2L_PD_F_ALWAYS_ON), +}; + const struct rzg2l_cpg_info r9a07g043_cpg_info = { /* Core Clocks */ .core_clks = r9a07g043_core_clks, @@ -392,5 +397,9 @@ const struct rzg2l_cpg_info r9a07g043_cpg_info = { .num_resets = R9A07G043_IAX45_RESETN + 1, /* Last reset ID + 1 */ #endif + /* Power domains. */ + .pm_domains = r9a07g043_pm_domains, + .num_pm_domains = ARRAY_SIZE(r9a07g043_pm_domains), + .has_clk_mon_regs = true, }; From patchwork Thu Feb 8 12:42:52 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549758 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 134387AE53 for ; Thu, 8 Feb 2024 12:44:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396248; cv=none; b=br4dShBzmNFKGt/R8a9AnzAUvSSsYeAYGxkV4VzxDSBKL8XBzs9qi7BpX49wrfQScEG9kvA2YTuAJIwch1xgjpK5pjwyUUcgrGQ7BRB63WCCJdMB6+P8e3OvSePE/wINMjloKcWqoYFyhdfazU7EYZ+FGT/DXD4F3JOsamBJpGE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396248; c=relaxed/simple; bh=lPCpnHc2/bWjDH5RrgLUkYeG9HrcppQamRfQRheI0hU=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=mdMT7eyejPiUbPAzTrbvT20zN+nNJeBclI3+FNYYS89tDkZzsrvFtNuXQH6zN6We+45j6hLTT4sz4UFt30oS09kk8RC/aqO9XHgggl9m5w3uS8Ksd1ww2xxwAZDMcCACP79FfsA40fK+Nz+OxjJ46KThyT8u0A89m1f3TK5gOwM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=AmjGwtxG; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="AmjGwtxG" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-410383da759so4169985e9.2 for ; Thu, 08 Feb 2024 04:44:04 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396243; x=1708001043; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oM9XPRWyZyQTpDxwqoOKeZPHvqIal+M05hNhd5ZULcI=; b=AmjGwtxGaliA9qM0cg1k7pRfWThYX/+jHPAj4BKwvcMQhW56a1zVHH82nUVy2B7Pu9 eRiXDTSAGE8mfz2t7taJmPoPtBD/luumoN8FOYnO8NZXNnFqP94AUFxbWBoH9i/ExJ0e oenvvS2XN65pbxv2ENtgSDhqt9wQ55VrbR7VY0LdLa3V7/7VFrwjM7TWamH8oNk7mWuk vqsEctmxZjoKrovZO/9/kMrz5j/lAGa24ZBSIAhORN41azzDdF4KZZnaHT8Dw4dUGbAb bD5cwtChhkHmLSQDqiJgHZFBybQOQifnIFhYctMeLqCCgOE1j+pjqGFRehJY5TT1vKZ0 OBuQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396243; x=1708001043; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=oM9XPRWyZyQTpDxwqoOKeZPHvqIal+M05hNhd5ZULcI=; b=n6i9W5g/tE1gg1u8OeYgsdJ3Sj8aJkTubPsQ2bFhuGl4qycBrpu8TM6qXG4W/oNUfj mKHV7IEqguQ5gMMqIcqx/Oy4P3duvU3QbL/KNdmWncJMgl9fkGnqaGa163ZVkAqNWpWA 3ymqXWej6t6DJh6qhfWPejqeVyGvmuO7FLfvwupX/fJtLJ+BqlPkPcspLNQap0eBd+gT j3gnFp4EugZi65fGESiJU0FXWzYCKmFmB39F1zzTBHYiVWlJpGpsaPDDH823C7xanoM5 cUt515qkDTMsheb3RVR6uQbXPOKiMWew2ijSoLSjAI1euLjdcZteIVQ6KFMEhRhWud3i gQ+Q== X-Gm-Message-State: AOJu0YxGKVwYo4Io1VN7p+9R83cr5fA/vxqCShJJbkOisShCK4o/75CT cvKMeIzE9aRuEMZ5gJf48M7ZvKP8xJcqwtWc05YLI+s47516bqnQAyjskaM84dU= X-Google-Smtp-Source: AGHT+IG6q4gcNCxRmIgk0F+dAl3ZK1W+ZIIklXV91EUjVHFUCxB9Yjn+gAO0u0URCHz1eIaiGbJpGg== X-Received: by 2002:a05:600c:4c9a:b0:40f:de44:5164 with SMTP id g26-20020a05600c4c9a00b0040fde445164mr6664373wmp.17.1707396243513; Thu, 08 Feb 2024 04:44:03 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCVEJWtOiAz9ykuqFwwxiz+go8BAqNKUg3++9Klovreyfajle+cQd76Qys5aUi/DKiFBZSpGFpdBkG3GqXpx5pYDW6ArnMr6o7FnO3bC/qwBd3T9rbxFnEDB5d4C9gGQ7Tp2heQXgostbRuWS3xWyiJSF2EYSizkPqp353/6ADLThdX60eRDJ3WS0l4tXyHPeciCGVNwwP847FqjLQDCeh0zQIb1c70ahRqDuV1LLaB7eFHNhqrwNMtuVhCIq4Mz3IKK8LRlZw7E5IMnHupvf1TYKTqPNNtPVzrZCqVKXzuBn9cImYNOqG56lszGRRMWBt4hupTIsxPlux2GEec8DpeFgDhG63Bk3vZ9bOG7S1xux2tfJihirISSOG5E81MisjvcTZ3N88wDm0ktNvHN1fDMwRdd0qR4G+zbC6oEtXLRUAcI8PVEjHXuqQpgyMqMYxp6zZ0vpJPP78mjdJqPVhCwOStAIqpqkrlrKFXtPWlRKt7NliSml0BH1sI+7nv1l0hSGDqHwKfz2kReEJFWQv59eKSaSY96K0AszHpLsihOa7csjlsfQTIi5m7KdLZTVV8= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.01 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:03 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 09/17] clk: renesas: r9a07g044: Add initial support for power domains Date: Thu, 8 Feb 2024 14:42:52 +0200 Message-Id: <20240208124300.2740313-10-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Instantiate always-on power domain for R9A07G044 SoC. At the moment, all the IPs are part of this domain. Signed-off-by: Claudiu Beznea --- drivers/clk/renesas/r9a07g044-cpg.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c index 1047278c9079..3755e506fc65 100644 --- a/drivers/clk/renesas/r9a07g044-cpg.c +++ b/drivers/clk/renesas/r9a07g044-cpg.c @@ -443,6 +443,11 @@ static const unsigned int r9a07g044_no_pm_mod_clks[] = { MOD_CLK_BASE + R9A07G044_CRU_VCLK, }; +static const struct rzg2l_cpg_pm_domain_init_data r9a07g044_pm_domains[] = { + DEF_PD("always-on", R9A07G044_PD_ALWAYS_ON, 0, 0, + RZG2L_PD_F_PARENT | RZG2L_PD_F_ALWAYS_ON), +}; + #ifdef CONFIG_CLK_R9A07G044 const struct rzg2l_cpg_info r9a07g044_cpg_info = { /* Core Clocks */ @@ -468,6 +473,10 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info = { .resets = r9a07g044_resets, .num_resets = R9A07G044_TSU_PRESETN + 1, /* Last reset ID + 1 */ + /* PM domains */ + .pm_domains = r9a07g044_pm_domains, + .num_pm_domains = ARRAY_SIZE(r9a07g044_pm_domains), + .has_clk_mon_regs = true, }; #endif @@ -497,6 +506,10 @@ const struct rzg2l_cpg_info r9a07g054_cpg_info = { .resets = r9a07g044_resets, .num_resets = R9A07G054_STPAI_ARESETN + 1, /* Last reset ID + 1 */ + /* PM domains */ + .pm_domains = r9a07g044_pm_domains, + .num_pm_domains = ARRAY_SIZE(r9a07g044_pm_domains), + .has_clk_mon_regs = true, }; #endif From patchwork Thu Feb 8 12:42:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549759 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f51.google.com (mail-wm1-f51.google.com [209.85.128.51]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1FEB87B3E1 for ; Thu, 8 Feb 2024 12:44:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.51 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396248; cv=none; b=hwXcqPuUjVPdXuotbLRzxzpXV+B/8MgkLmrtazVe1SaRTJh3oi8I3CfTTYXuz12VmdpqhKW1SJ4QKRTo6k00Gnedea8boYWgC/CDN/1kh0BqwciQJDG4MFL3jDtQHK6PureGebz/cpdn4yg8fycfLZG8pTN7xZ5XdWJq9AMgNho= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396248; c=relaxed/simple; bh=/MlmcOyXoCfFZ4lv63XPpglVSMzow4LsfXUTpf+BCr4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=WwQRgQAGxWcRcmnXwo+u7sKSdpAxs7MHqRK/TXiAwjtRlRnd2rlcr7r8j2MsadXt6p8eePsQ3KLokKCa8W3qABz3DgilDmRLFw02WG7sz1pPw+boNa6sY28f5ID1bQrVjk2Cdd2EurtolDqSZGrr3dHwzv71Az0Zf4pj0x8FtAs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=aVskWnLB; arc=none smtp.client-ip=209.85.128.51 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="aVskWnLB" Received: by mail-wm1-f51.google.com with SMTP id 5b1f17b1804b1-41008ab427fso16155505e9.0 for ; Thu, 08 Feb 2024 04:44:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396245; x=1708001045; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9rO5WdjuJmB2S7TQJ0EBDmOconefLyJTkDblhQ1H3b4=; b=aVskWnLBohnYJMeR2FIB2vDv2XMEZTnoJGQELgHQdimYuPbnjkAv6Xb26kITfcnXdQ F8kvGXRna4lCusomMtgS0nwJtQo3vVsvLJyscE+s8/TplO32gWpZetsHSM/k28QcLWo4 a/LkVL8VD/ab6ws98S7jDn0meqtbEr6mj5iVUCZo1xrUHgOYfV37oL52M/iaQrD0VwpG wnmRwjV4G6/v6GrKcPmG8kSb3042NsPIHJp3xl3EmkiI6mC7VS7fE2/U5/V+w6YvFwnJ yxkq5blW+4CTLddSMEw0kcFJnSUSkZsNpN+p2lNdfIv3i5+kGAYa/k36wxqeD1ZVU8+u 8xMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396245; x=1708001045; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9rO5WdjuJmB2S7TQJ0EBDmOconefLyJTkDblhQ1H3b4=; b=heobSOJOleNFANMn4O/syp9lKfb0oEkxek8PlW5ke4EYEZ7adQeYBsAl5l2Wu4pcSf F71xe7xkFij0RjPiyLk+1s41t/9IIPV5WD5aZ7R8gSKeCWSH3+cez2QrTyWvluN5GY5B pzaPpq+zmZLwTLfCd6ea+AX2MWTIjQ5rn70PEtWg+Q5gBxw+JP07ywLSQkpu4xSe4Wx0 5Rq9b/nFeQqLHEBBjTFNTWYc3T4uBKxkR1wQ/iAvz3CIAlhVuPFIBfK2xh/irsBh5oYu 3F5ZVuM5bxXB8JWaFk2iWRsLZoYUnf1q1eX5+78NTbyeXIIcrsR2hN2ZkmHmWuhy34t8 8Vow== X-Gm-Message-State: AOJu0YwwcZjZ0sWrVrQH4T27UbS6olRsQ0yrRc1BMSWbc8EAX5k/roMs dA1K8cSY7qA9+3W4mrcwx0874Y/oaY//gszQWJiD7IG8L82YFwZ8emgr6lZnIWE= X-Google-Smtp-Source: AGHT+IFWxOpl/SqNYQlDYaLcZyrs8SdhVxj6hJPcKfMPJshM2YPyvVvrOfoZMJpkZrDIKi+G2DyX+g== X-Received: by 2002:a05:600c:3b97:b0:410:8f2:262a with SMTP id n23-20020a05600c3b9700b0041008f2262amr4272603wms.13.1707396245502; Thu, 08 Feb 2024 04:44:05 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCW7Lpay7FODh9fbZn3a01H8ZvmM2SiauhTcEP7H2iU5vuup9mMYT1+LGEIv3Cp9BD81U4vXRMCr/EOF9yA8rP3x2Y+AnhZaeVGXDbeReb1bgkWyFi1iPHI2XqMtH/j6BX470KlFbzpptyr3mTCkzGvtSvwH8+QdsLJgjGCLlm6VrR0hYSmhfQY0JfAdLkasF4N3lkfYv1ahZc8EAhd67oPU+eAVjbZxl+OAiGnfWtG1FjqbVRWrxRcQ33tu+sYQW9cK/tDYRgUAbGQvKckrJaz+domK+n/SGhw4+6nW/11h+pjlI3mUTt+lI87Qn//RPdf6BSsiN/p1KwI5TgwTZDDFuzqNAIueiRvSvzmxd3cOFMABK5GpDvMkVwfKJ3+fyrmjWz7UvH7RnRlldNB1GWdX3T7fL1I2vA5UXrLwVlbyso7UbjQ9ixUccrbcg1ZSCleoNZuImVzeDLgDRVua1i8sNgCYv4enjHmFQ6y0eEZS8I6QkNo3sEJQ9aMagG4wA8im8ZWKwW/TX5EyWjQ9i4eKp+0hvywPPy25Iw1SMamq9cM0A0Uh4xFkd4qpCfmDj8o= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:05 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 10/17] clk: renesas: r9a08g045: Add support for power domains Date: Thu, 8 Feb 2024 14:42:53 +0200 Message-Id: <20240208124300.2740313-11-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Instantiate power domains for the currently enabled IPs of R9A08G045 SoC. Signed-off-by: Claudiu Beznea --- drivers/clk/renesas/r9a08g045-cpg.c | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/drivers/clk/renesas/r9a08g045-cpg.c b/drivers/clk/renesas/r9a08g045-cpg.c index c3e6da2de197..b06d8e93707f 100644 --- a/drivers/clk/renesas/r9a08g045-cpg.c +++ b/drivers/clk/renesas/r9a08g045-cpg.c @@ -240,6 +240,28 @@ static const unsigned int r9a08g045_crit_mod_clks[] __initconst = { MOD_CLK_BASE + R9A08G045_DMAC_ACLK, }; +static const struct rzg2l_cpg_pm_domain_init_data r9a08g045_pm_domains[] = { + DEF_PD("always-on", R9A08G045_PD_ALWAYS_ON, 0, 0, + RZG2L_PD_F_PARENT | RZG2L_PD_F_ALWAYS_ON), + DEF_PD("gic", R9A08G045_PD_GIC, MSTOP(ACPU, BIT(3)), PWRDN(IP1, 2), + RZG2L_PD_F_ALWAYS_ON), + DEF_PD("ia55", R9A08G045_PD_IA55, MSTOP(PERI_CPU, BIT(13)), PWRDN(IP1, 3), + RZG2L_PD_F_ALWAYS_ON), + DEF_PD("dmac", R9A08G045_PD_DMAC, MSTOP(REG1, GENMASK(3, 0)), 0, + RZG2L_PD_F_ALWAYS_ON), + DEF_PD("ddr", R9A08G045_PD_DDR, MSTOP(PERI_DDR, BIT(1)), PWRDN(IP2, 0), + RZG2L_PD_F_ALWAYS_ON), + DEF_PD("tzcddr", R9A08G045_PD_TZCDDR, MSTOP(TZCDDR, GENMASK(2, 0)), + PWRDN(IP2, 1), RZG2L_PD_F_ALWAYS_ON), + DEF_PD("otfde_ddr", R9A08G045_PD_OTFDE_DDR, 0, PWRDN(IP2, 2), RZG2L_PD_F_ALWAYS_ON), + DEF_PD("sdhi0", R9A08G045_PD_SDHI0, MSTOP(PERI_COM, BIT(0)), PWRDN(IP1, 13), 0), + DEF_PD("sdhi1", R9A08G045_PD_SDHI1, MSTOP(PERI_COM, BIT(1)), PWRDN(IP1, 14), 0), + DEF_PD("sdhi2", R9A08G045_PD_SDHI2, MSTOP(PERI_COM, BIT(11)), PWRDN(IP1, 15), 0), + DEF_PD("eth0", R9A08G045_PD_ETHER0, MSTOP(PERI_COM, BIT(2)), PWRDN(IP1, 11), 0), + DEF_PD("eth1", R9A08G045_PD_ETHER1, MSTOP(PERI_COM, BIT(3)), PWRDN(IP1, 12), 0), + DEF_PD("scif0", R9A08G045_PD_SCIF0, MSTOP(MCPU2, BIT(1)), 0, 0), +}; + const struct rzg2l_cpg_info r9a08g045_cpg_info = { /* Core Clocks */ .core_clks = r9a08g045_core_clks, @@ -260,5 +282,10 @@ const struct rzg2l_cpg_info r9a08g045_cpg_info = { .resets = r9a08g045_resets, .num_resets = R9A08G045_VBAT_BRESETN + 1, /* Last reset ID + 1 */ + /* Power domains */ + .pm_domains = r9a08g045_pm_domains, + .num_pm_domains = ARRAY_SIZE(r9a08g045_pm_domains), + .pm_domain_pwrdn_mstop = true, + .has_clk_mon_regs = true, }; From patchwork Thu Feb 8 12:42:54 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549760 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-lf1-f41.google.com (mail-lf1-f41.google.com [209.85.167.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7AEFC7C095 for ; Thu, 8 Feb 2024 12:44:09 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396252; cv=none; b=ZF65yENF4YUv5asU8el8qPotmV6rKTF+fOuWcPL3NCAYB1ahbHk6qm9K2fg/hQCeeTM3psN1lOPJUKwifbFizL/KVlTn8QTEHOrakS3Q0zX0brFbBhyJwkiEOr53BLP5UP1Dkxkx9uc70Nd5kvlwxxUsdVg4lK6cYcscRH36J08= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396252; c=relaxed/simple; bh=jsEAwZpGbEtnH+dB5wfZ/jH8rZrebmqfyuwUssFknsI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=pTeIq9CR9xQpK9U/6fqWZjrBbr+B2X1S9IUXd9RXgfleNBZlabp5VDZQvOtxk/N5o8fa5FOSwTEKCEqOmHgPKvBqkYFlublQu6EjkPJHYKNK5nZRj0tfgrRMeBZdY6EEKh4ohGa/ea++rRUjXBXMCHUIaDfajGAJ7kXynxubZIg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=jAY6oI03; arc=none smtp.client-ip=209.85.167.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="jAY6oI03" Received: by mail-lf1-f41.google.com with SMTP id 2adb3069b0e04-5116bf4dcf4so1120681e87.0 for ; Thu, 08 Feb 2024 04:44:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396247; x=1708001047; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=J9rrULVdpnnvZm24Vgw0eJNuzWphx5IveQzgYYWNlYM=; b=jAY6oI03GtZ3pUrujs7mt/ntJLkv8olUWPMMgDrO99Of7Hjidv5hprH0DMmo4A9jek CxsXa4j6qSUHRQYvYAgV8I2FOx1Ai3KTi4xs609JX+UMbBzdfypm0WfHD7zghXmps+Ju a1W6w81ExBUKrsFZjkDVE2puhTeBwq9f9pSQfMhDVWZEG1ykxVk5ZSuuoq4TXHc21HFf nDVe1k/nvsJyR+IFwA9iNAL5Er922BZsAcrx5dSwHxBcfctfIlq49EfJ4kqyip9hflnQ pAL6JY1bTWhrmaXN1DpITId7Ria9L9sY9O9N70tl6NZ3uvRrgZbcmTy7CQflfhZj4CQP HFig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396247; x=1708001047; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=J9rrULVdpnnvZm24Vgw0eJNuzWphx5IveQzgYYWNlYM=; b=nuPrRVkVnQA4+RBClXCqONl8LgIMBaMn9obxtAcrfhWiPxTpxRPOPGdy0uzyOcmzRX wZ3PxCikXoPRtbfrboLVMDUQZT7YEMuJ7KVfPOQ0Syh9jPJf/gAy892NQkRNdRuFx+Lf Cjp6g0F42HTfj2jRzTP0CqTYHGegyoJWKs03BsQ9Qgsts1uQ2z/c4ww4DjXTnJVowBvd mkRY3o9R6vky+cdxAlMDwxLXvJ5J9GASkYdPDjTenEpfM17ws8xIiFmKwKYV6Mn7UyWK 2uX2W98nOClskUY95MISIBVPvJCQMvL53+7uRSentfGDXFWpYoXstt8B0N+9EvdX87bX erlg== X-Gm-Message-State: AOJu0YytBf7uLp8AQgcEzM7KuP7fdUeN8awklep2fYe3YUsapCwQoEpr tyhD7ch6jGuh8iYzVxkcKab4BCybUVsYvAr1PfLV99drjT+tYWLClKXPEr1V+P8= X-Google-Smtp-Source: AGHT+IHTP0EqaKFSdMcyQ2EEn71mY7/GpsEAnwqguVr68auY9buQDr4K1fr0kpgbPg1hLGzSvwScYQ== X-Received: by 2002:a05:6512:49d:b0:511:5411:1144 with SMTP id v29-20020a056512049d00b0051154111144mr5793843lfq.14.1707396247452; Thu, 08 Feb 2024 04:44:07 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCVfsZjnA6YcSltAzZd86m1FK2DKEZr1LDoGM47sY1eiF9wuubUKEdk+1eFzNL/2HHTcTe3JXKdmAHK/3JE34NuRVc6KCS5H/vcbodd6GhVQh1YPONvox85rjqMr4XlpfK7AT9Wfhvid+wdklFjPxlAR2wimD1qM5SBQClv2HFFb/oCwLKxYWivsgfwZ1ixTnw/VaXgiEStvHIW6TqvMoRV3HA1VrcOazXzb/E8sStsDeTP8fSwGCjNK27E4pFqO22mYiQhXb7jt6AsvT727A+t5eXNdSIyH8E2zSjNBWxCpXcM/KZDWqS4rLVirqNO9e1LuwUDqexmbthq6PsRaR8MhZVCYTQS9BPSs3Am7uO/jNL3Ke9U4OlterQU33aW8HWqdKbB9NU+kPjY4khDSJ0hS3noE44+jnza98r+N/WKyQgvSTlZ+zuIjvhujxOspKCzrrYbAhCGO3JlhSESVtN9e+SvzJJ0JTJsMe6r2m8O4LeAo3AoLOAGeh9F9JVnEX69p1NZtB6bbL7qjgAZviOkTvKTVHQL4tac5CuAqyeB83pkxnlS8unT6T48Nf/O05Ec= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:06 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 11/17] clk: renesas: r9a09g011: Add initial support for power domains Date: Thu, 8 Feb 2024 14:42:54 +0200 Message-Id: <20240208124300.2740313-12-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Instantiate always-on power domain for R9A09G011 SoC. At the moment, all the IPs are part of this domain. Signed-off-by: Claudiu Beznea --- drivers/clk/renesas/r9a09g011-cpg.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/drivers/clk/renesas/r9a09g011-cpg.c b/drivers/clk/renesas/r9a09g011-cpg.c index dda9f29dff33..9d090075f3be 100644 --- a/drivers/clk/renesas/r9a09g011-cpg.c +++ b/drivers/clk/renesas/r9a09g011-cpg.c @@ -245,6 +245,11 @@ static const unsigned int r9a09g011_crit_mod_clks[] __initconst = { MOD_CLK_BASE + R9A09G011_URT_PCLK, }; +static const struct rzg2l_cpg_pm_domain_init_data r9a09g011_pm_domains[] = { + DEF_PD("always-on", R9A09G011_PD_ALWAYS_ON, 0, 0, + RZG2L_PD_F_PARENT | RZG2L_PD_F_ALWAYS_ON), +}; + const struct rzg2l_cpg_info r9a09g011_cpg_info = { /* Core Clocks */ .core_clks = r9a09g011_core_clks, @@ -265,5 +270,9 @@ const struct rzg2l_cpg_info r9a09g011_cpg_info = { .resets = r9a09g011_resets, .num_resets = ARRAY_SIZE(r9a09g011_resets), + /* PM domains */ + .pm_domains = r9a09g011_pm_domains, + .num_pm_domains = ARRAY_SIZE(r9a09g011_pm_domains), + .has_clk_mon_regs = false, }; From patchwork Thu Feb 8 12:42:55 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549761 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8C20A763F0 for ; Thu, 8 Feb 2024 12:44:11 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396253; cv=none; b=A6XzzsNNOQTDf+b4nefJ9paRq166tj0naXIIy4mFL9H320fxErsgpUbpMJQypcy2WeN4j2w/NRfRLYJlIWBJL8GYVfyn5hZ/a//mNNTYL7Ye7LAOe2yUxYmA4diTQUdHBWQ+3TzAEwmn/g+iMD5oYIaaWBnTlzw3hr/qJqrPLlU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396253; c=relaxed/simple; bh=QBxy2EnAA/OjW6Ak9KJdT0nTXRdbFAC1gRDLVJJpqB4=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Kq3Svm7IID4slTRa7N4qkhgQsjGRbV33UPlPK3sL0BBirn0KER7KpubnGW8X+sg+xgiS5/IhwTjioo3l33+1hISSOjODJglWUfAc9xpKNdI3VRxIK/6Ko97TBj6AdWJUobljln5IqTGCu05+7GVzhnMUxdCYgL6GoyeprmW846g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=hyYCBCdm; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="hyYCBCdm" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-41001c6e19aso5066235e9.1 for ; Thu, 08 Feb 2024 04:44:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396250; x=1708001050; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=McJKLtshO3D7dPz7Uw3van7kyM1Ng7QWriaUI03VR+Q=; b=hyYCBCdmsa2I4lWTk9r2SoZhnPhq5SGI9AXm7VHuHd/Am5yraxgoP2RYRMyauFTRdd yfRtHtubYyx+nAu0Z1cABEtgcGRDKHTFp+5YI//u9qNi2DOOjrEi0NqGVevy7hIz6d3I DZq6Nt/h9yCwuIXWy6SqbigtwuyECsh/7z5Kzqs4je/2MnDKGBSFit+Ua/X4OlCTD39Z GMMT88KzIMSUOhVyR3Cq2KLFjycEC3CIFSD4V0efv6AhposoWoZyL4fFCuK81q0N6wWK /hfXho6pALGnIANXRPy3efBwm+JrQzyBJ+6yAB3y37zWUzZKvtT0BsYev5vGria1uC6K HqwQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396250; x=1708001050; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=McJKLtshO3D7dPz7Uw3van7kyM1Ng7QWriaUI03VR+Q=; b=C3PJdxKenJ8HLd8Z9TkePuIZ5eWIbqYY3FkKaE6FeoKkqB7/9+VcFo/K7e7lOJ8Zck nd15wYXIpSL0P+zJnPHgUIIa27pJeSu92GEtApUzxBl7AAaAkHE4lpKeAHO1OAiGeyNo Mo/fo8yExtI1o4fCKreDXaYyyr2VqJwAFpN5kBkVOsdWIwuvHI9/R3viGupFh2dbkGhR jPhawjz3DQsY0UJEoL6kjeKpRPmSf2By3enOVabJuhS8YF8p19N+aWp8NikuyQ23dDZ7 1N30nRN+YxuCdL2sg7DMjE3LroNLjJZOHP9BryRZislFnf4H0x9toj0dD8OItfeUZMxJ NUPA== X-Gm-Message-State: AOJu0YxdTpktwYU2xkLnSBc1SjknZJRbiI+4N2CRT4G0a3xTvTI+6OvT z0sMTma0hhx79b7VnxYwQF5Wt0DcQwYIzgFyWVExOt83sNnSP3wZniX9J+emID4= X-Google-Smtp-Source: AGHT+IHqJVPSXIx9zTm2sfCHEO4bGqRxWj/L31Fi+6P/XBaLnbH3QSlrjpSAnQgVZ0l2gpyjJ5YqVg== X-Received: by 2002:a05:600c:1c17:b0:410:2975:cb05 with SMTP id j23-20020a05600c1c1700b004102975cb05mr1958906wms.19.1707396249979; Thu, 08 Feb 2024 04:44:09 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCUoiCqTbyl47pwC14HtcXzPMz44Gm6yb/nEUCELzy+BV/Axcoq9C92rydDNjm6ZJsUwtFYlNkf6Dnd9fDwpYkBn3RXEY9MMkTat3u7c/KTe+75xd0PnWSpVYuNP/BbCKoqGpK70xWYtHQr9rfUJbSb43myzOqXNMrY/H7zkSNHPpRz9nqQIyEwLWP9pErkSTaUUTQNLxnlUz9irTs9BCe9Si/OZWdth8LChjZb61VKx23+BaXVtWOgz4AAzS6LSt+cIkYKdNBr1WDvtmNSXqkrzuVInHcE3zRWzSMxTHV3AL/3Mh3hxBIsT2ANfP32/3HOd29eLSQdUsD6eF5+d2tlfGxAHG5a4CKXoDDBX7TdC9QiirOuPswZGyRUUXMtDqGgcXZOzlx6mBHElPMfmHZ559p60MHpfTytFDAhtjVvEuE5zstw+VsoHpvFJYq1NVTVHw8lK3AAZwj3W2Z8QJlg3vM1ZyDr0kSXq8pl8gL8r6E2cslkR9iehDygOM9YEfoQ4+87Z5aCE/qXoUFjDRZd7aSfPS4g0VIFfKRi/AQSgrg053XLXW1SPXRqEQgGsMHE= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:09 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 12/17] arm64: dts: renesas: rzg3s-smarc-som: Guard the ethernet IRQ GPIOs with proper flags Date: Thu, 8 Feb 2024 14:42:55 +0200 Message-Id: <20240208124300.2740313-13-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Ethernet IRQ GPIOs are marked as gpio-hog. Thus, these GPIOs are requested at probe w/o considering if there are other peripherals that needs them. The Ethernet IRQ GPIOs are shared w/ SDHI2. Selection b/w Ethernet and SDHI2 is done through a hardware switch. To avoid scenarios where one wants to boot with SDHI2 support and some SDHI pins are not propertly configured because of gpio-hog guard Ethernet IRQ GPIO with proper build flag. Fixes: 932ff0c802c6 ("arm64: dts: renesas: rzg3s-smarc-som: Enable the Ethernet interfaces") Signed-off-by: Claudiu Beznea Reviewed-by: Geert Uytterhoeven --- arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi index 2b7fa5817d58..acac4666ae59 100644 --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi @@ -193,12 +193,14 @@ &sdhi2 { #endif &pinctrl { +#if SW_CONFIG3 == SW_ON eth0-phy-irq-hog { gpio-hog; gpios = ; input; line-name = "eth0-phy-irq"; }; +#endif eth0_pins: eth0 { txc { @@ -234,12 +236,14 @@ mux { }; }; +#if SW_CONFIG3 == SW_ON eth1-phy-irq-hog { gpio-hog; gpios = ; input; line-name = "eth1-phy-irq"; }; +#endif eth1_pins: eth1 { txc { From patchwork Thu Feb 8 12:42:56 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549762 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-lf1-f49.google.com (mail-lf1-f49.google.com [209.85.167.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6DDF67D3FD for ; Thu, 8 Feb 2024 12:44:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396256; cv=none; b=fagzS2guxgQXH6aQ1xr5u1th+BM/zr9MOy7PvbZbQyHNODIXPub6X1tA3KO6LSYH0PP37KAmb7lUfktheo4B0h32IQ5LbPvP4/Qp1mk+PFbQpikVjb/QXVIjAIxQ88kgmAkuwPseQxf5eEnA6TE5G53K0e3aEgEtKlQxWGkBTFA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396256; c=relaxed/simple; bh=iwuGUChOPncL9tXnA90KUoncCTsZfzgO0kLEDg7hSbY=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=GsjUccHN6IKv8RinPkZlZKtU+VMelNlYBwAYv8E8qkHkERGSEp/mdoDO1qgiluP5AAmrNUEQyNeQq6hrADVo8OI/v5bRQdTRe8reixsVq8nXf3Qg23TxSGDP9JEb0MEus3cC/2tjuN8wnvoQM2/JQKQMO2WpxeQNx0SzTAQJkd8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=GSCR1V+2; arc=none smtp.client-ip=209.85.167.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="GSCR1V+2" Received: by mail-lf1-f49.google.com with SMTP id 2adb3069b0e04-511490772f6so2088419e87.2 for ; Thu, 08 Feb 2024 04:44:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396252; x=1708001052; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=o1OEC2TGCoY61eo3wIHDOREKTL6pfLj41IN2rZ/kx+k=; b=GSCR1V+24vnD0elY9qmyDqv7tOxxQkfKnUrqWX2e38V/SHuW3pUUiYGZVfGLo0f1WK KqcA0izA1kCX9jY+Qv/IWyD4BcAXR8sRikwK3a7DY9UYQSp5wNMvVlHUA0lVX1uADU4w 2Uwwk/YYr6UKMHY/ti36mCEAmJTI1cCYtTYhxvKY0fhC+COOqhPB2LSDq7noZL8i7hW1 4olBckcaHo6cOxIizgPT6wOUfufTP1edfUQ7c3SZp5eTGjac1ECx4euNUQpUFPRkB7MG iyM40c4RDdAsoSQoWmk2kkrVzs+VonfhIvmM5IkaSxLOuXWSOhDqpA7SXp3OHhdMfdAm f1LA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396252; x=1708001052; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o1OEC2TGCoY61eo3wIHDOREKTL6pfLj41IN2rZ/kx+k=; b=q+Lbs1aMFbJ6bhRdBH1SfwBkWXkxcFChnIcZvd/J5bBWv+e95qP/SuTk11sEp6avE5 5uPbkQZQ9CE4Wuk71NSD+wx1LPJjM0INzU2ZgbJjpAzJIW0mIxGRjJJro+MF7ym+1TSh COd8GGq0sVYO9vSS0xzZqsDQqK245JNCBK737q70boPPSHCBh3OEAwQE83Rd6DSKXwgm q5neI1rkJJlKZIKRWVdH/PM0crcYND82NlAcVCFHShw57M+dstdY6A852ve+8UzzbSkM NIlnE9ObQoiPTKUWMShT5GaO+2E7vRwXORgPIQR3x9VQ2aHT3GFMRGsHhBY5ajyOsxgJ 9rYQ== X-Gm-Message-State: AOJu0YyFYqL//k7tyXYNpHbUuAGd3XXjqD7yH1lx17t/UaR5SgheourS gocclO9B2AHD6lFj9zq9Zueb8uWCMJgNjwRWJv8BIm70cb/p9FmDRPgbUIIGc2Y= X-Google-Smtp-Source: AGHT+IFuY8aJN8uAbwsfcvyYL2SSxdbplBVBbG1hcv48UfkKaNutTJ7x4FhnQPP25P1zzLOULgHIFA== X-Received: by 2002:ac2:51b9:0:b0:511:552e:6ee3 with SMTP id f25-20020ac251b9000000b00511552e6ee3mr5708379lfk.39.1707396252359; Thu, 08 Feb 2024 04:44:12 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCVjpYGt1NJEfb6j/M95q9qoJUByI0mWDph51t57B6nJclQ4TZTsbk/7rtb2zpzqxYplrNcFELwfgJOBgmdMX8jSxHyFN20zXgZMO2s/FeNUMO5mCmcNGaAtZPtcMcLtIXj6ewiVc8R3mx8C1jn5ZmqZ/vjUZEWF/XIAYByb+A/59AVZWuPaqUROjEmOH1rObLvH8xiXlABoyztj4sl9kEX96ezV214lXsNCJb7CLmMIvRA6hlXjmM3mD0hyisAdCJa49moxdVhatpLBLPMlL0PO3tZdGYPF2tV5/4H0eGzUu0w9PMIkSxYCeEcNir4wC8iCdvgsAr2ZbT4ndmkVLigPYMs7XJ3vMhYWttfcABT0luynyK7u3xMeAlFhiJOFckPdnrytjuX5M0zRZXZ2BHP7itUWh2yYjXuHZvAvmrsQt3mOx/92Bro2nOQENJbcsEzmQ/nEAwFajz/cWrcdqwEZUbnHDN1DMEatjvC61VH7/o/mNFSVAzPsft8B/p0/r4MVrSz7fdqV3EzM9Iwqq++T9ARF67ye6K0PbknzRP2ARsoN3Yu1TcRXx55WwrIgN14= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:12 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 13/17] arm64: dts: renesas: r9a07g043: Update #power-domain-cells = <1> Date: Thu, 8 Feb 2024 14:42:56 +0200 Message-Id: <20240208124300.2740313-14-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Update CPG #power-domain-cells = <1> and move all the IPs to be part of the always on power domain as the driver has been modified to support multiple power domains. Signed-off-by: Claudiu Beznea --- arch/arm64/boot/dts/renesas/r9a07g043.dtsi | 84 ++++++++++----------- arch/arm64/boot/dts/renesas/r9a07g043u.dtsi | 6 +- arch/riscv/boot/dts/renesas/r9a07g043f.dtsi | 2 +- 3 files changed, 46 insertions(+), 46 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a07g043.dtsi b/arch/arm64/boot/dts/renesas/r9a07g043.dtsi index 8721f4c9fa0f..3e12f9dd3c6a 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g043.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g043.dtsi @@ -138,7 +138,7 @@ mtu3: timer@10001200 { "tgia8", "tgib8", "tgic8", "tgid8", "tciv8", "tciu8"; clocks = <&cpg CPG_MOD R9A07G043_MTU_X_MCK_MTU3>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_MTU_X_PRESET_MTU3>; #pwm-cells = <2>; status = "disabled"; @@ -159,7 +159,7 @@ ssi0: ssi@10049c00 { resets = <&cpg R9A07G043_SSI0_RST_M2_REG>; dmas = <&dmac 0x2655>, <&dmac 0x2656>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -179,7 +179,7 @@ ssi1: ssi@1004a000 { resets = <&cpg R9A07G043_SSI1_RST_M2_REG>; dmas = <&dmac 0x2659>, <&dmac 0x265a>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -198,7 +198,7 @@ ssi2: ssi@1004a400 { resets = <&cpg R9A07G043_SSI2_RST_M2_REG>; dmas = <&dmac 0x265f>; dma-names = "rt"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -218,7 +218,7 @@ ssi3: ssi@1004a800 { resets = <&cpg R9A07G043_SSI3_RST_M2_REG>; dmas = <&dmac 0x2661>, <&dmac 0x2662>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -234,7 +234,7 @@ spi0: spi@1004ac00 { resets = <&cpg R9A07G043_RSPI0_RST>; dmas = <&dmac 0x2e95>, <&dmac 0x2e96>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -252,7 +252,7 @@ spi1: spi@1004b000 { resets = <&cpg R9A07G043_RSPI1_RST>; dmas = <&dmac 0x2e99>, <&dmac 0x2e9a>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -270,7 +270,7 @@ spi2: spi@1004b400 { resets = <&cpg R9A07G043_RSPI2_RST>; dmas = <&dmac 0x2e9d>, <&dmac 0x2e9e>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -291,7 +291,7 @@ scif0: serial@1004b800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCIF0_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCIF0_RST_SYSTEM_N>; status = "disabled"; }; @@ -310,7 +310,7 @@ scif1: serial@1004bc00 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCIF1_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCIF1_RST_SYSTEM_N>; status = "disabled"; }; @@ -329,7 +329,7 @@ scif2: serial@1004c000 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCIF2_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCIF2_RST_SYSTEM_N>; status = "disabled"; }; @@ -348,7 +348,7 @@ scif3: serial@1004c400 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCIF3_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCIF3_RST_SYSTEM_N>; status = "disabled"; }; @@ -367,7 +367,7 @@ scif4: serial@1004c800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCIF4_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCIF4_RST_SYSTEM_N>; status = "disabled"; }; @@ -382,7 +382,7 @@ sci0: serial@1004d000 { interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCI0_CLKP>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCI0_RST>; status = "disabled"; }; @@ -397,7 +397,7 @@ sci1: serial@1004d400 { interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G043_SCI1_CLKP>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_SCI1_RST>; status = "disabled"; }; @@ -425,7 +425,7 @@ canfd: can@10050000 { resets = <&cpg R9A07G043_CANFD_RSTP_N>, <&cpg R9A07G043_CANFD_RSTC_N>; reset-names = "rstp_n", "rstc_n"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; channel0 { @@ -454,7 +454,7 @@ i2c0: i2c@10058000 { clocks = <&cpg CPG_MOD R9A07G043_I2C0_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G043_I2C0_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -476,7 +476,7 @@ i2c1: i2c@10058400 { clocks = <&cpg CPG_MOD R9A07G043_I2C1_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G043_I2C1_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -498,7 +498,7 @@ i2c2: i2c@10058800 { clocks = <&cpg CPG_MOD R9A07G043_I2C2_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G043_I2C2_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -520,7 +520,7 @@ i2c3: i2c@10058c00 { clocks = <&cpg CPG_MOD R9A07G043_I2C3_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G043_I2C3_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -534,7 +534,7 @@ adc: adc@10059000 { resets = <&cpg R9A07G043_ADC_PRESETN>, <&cpg R9A07G043_ADC_ADRST_N>; reset-names = "presetn", "adrst-n"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; #address-cells = <1>; @@ -554,7 +554,7 @@ tsu: thermal@10059400 { reg = <0 0x10059400 0 0x400>; clocks = <&cpg CPG_MOD R9A07G043_TSU_PCLK>; resets = <&cpg R9A07G043_TSU_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #thermal-sensor-cells = <1>; }; @@ -568,7 +568,7 @@ sbc: spi@10060000 { clocks = <&cpg CPG_MOD R9A07G043_SPI_CLK2>, <&cpg CPG_MOD R9A07G043_SPI_CLK>; resets = <&cpg R9A07G043_SPI_RST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -581,7 +581,7 @@ cpg: clock-controller@11010000 { clock-names = "extal"; #clock-cells = <2>; #reset-cells = <1>; - #power-domain-cells = <0>; + #power-domain-cells = <1>; }; sysc: system-controller@11020000 { @@ -599,7 +599,7 @@ pinctrl: pinctrl@11030000 { #interrupt-cells = <2>; interrupt-controller; clocks = <&cpg CPG_MOD R9A07G043_GPIO_HCLK>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_GPIO_RSTN>, <&cpg R9A07G043_GPIO_PORT_RESETN>, <&cpg R9A07G043_GPIO_SPARE_RESETN>; @@ -635,7 +635,7 @@ dmac: dma-controller@11820000 { clocks = <&cpg CPG_MOD R9A07G043_DMAC_ACLK>, <&cpg CPG_MOD R9A07G043_DMAC_PCLK>; clock-names = "main", "register"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_DMAC_ARESETN>, <&cpg R9A07G043_DMAC_RST_ASYNC>; reset-names = "arst", "rst_async"; @@ -655,7 +655,7 @@ sdhi0: mmc@11c00000 { <&cpg CPG_MOD R9A07G043_SDHI0_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A07G043_SDHI0_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -671,7 +671,7 @@ sdhi1: mmc@11c10000 { <&cpg CPG_MOD R9A07G043_SDHI1_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A07G043_SDHI1_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -689,7 +689,7 @@ eth0: ethernet@11c20000 { <&cpg CPG_CORE R9A07G043_CLK_HP>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A07G043_ETH0_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -709,7 +709,7 @@ eth1: ethernet@11c30000 { <&cpg CPG_CORE R9A07G043_CLK_HP>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A07G043_ETH1_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -721,7 +721,7 @@ phyrst: usbphy-ctrl@11c40000 { reg = <0 0x11c40000 0 0x10000>; clocks = <&cpg CPG_MOD R9A07G043_USB_PCLK>; resets = <&cpg R9A07G043_USB_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; #reset-cells = <1>; status = "disabled"; }; @@ -736,7 +736,7 @@ ohci0: usb@11c50000 { <&cpg R9A07G043_USB_U2H0_HRESETN>; phys = <&usb2_phy0 1>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -750,7 +750,7 @@ ohci1: usb@11c70000 { <&cpg R9A07G043_USB_U2H1_HRESETN>; phys = <&usb2_phy1 1>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -765,7 +765,7 @@ ehci0: usb@11c50100 { phys = <&usb2_phy0 2>; phy-names = "usb"; companion = <&ohci0>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -780,7 +780,7 @@ ehci1: usb@11c70100 { phys = <&usb2_phy1 2>; phy-names = "usb"; companion = <&ohci1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -793,7 +793,7 @@ usb2_phy0: usb-phy@11c50200 { <&cpg CPG_MOD R9A07G043_USB_U2H0_HCLK>; resets = <&phyrst 0>; #phy-cells = <1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -806,7 +806,7 @@ usb2_phy1: usb-phy@11c70200 { <&cpg CPG_MOD R9A07G043_USB_U2H1_HCLK>; resets = <&phyrst 1>; #phy-cells = <1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -825,7 +825,7 @@ hsusb: usb@11c60000 { renesas,buswait = <7>; phys = <&usb2_phy0 3>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -840,7 +840,7 @@ wdt0: watchdog@12800800 { ; interrupt-names = "wdt", "perrout"; resets = <&cpg R9A07G043_WDT0_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -851,7 +851,7 @@ ostm0: timer@12801000 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G043_OSTM0_PCLK>; resets = <&cpg R9A07G043_OSTM0_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -862,7 +862,7 @@ ostm1: timer@12801400 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G043_OSTM1_PCLK>; resets = <&cpg R9A07G043_OSTM1_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; @@ -873,7 +873,7 @@ ostm2: timer@12801800 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G043_OSTM2_PCLK>; resets = <&cpg R9A07G043_OSTM2_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; }; }; diff --git a/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi b/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi index 01d08ebb4a78..1ac71b9cbbb6 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g043u.dtsi @@ -75,7 +75,7 @@ cru: video@10830000 { resets = <&cpg R9A07G043_CRU_PRESETN>, <&cpg R9A07G043_CRU_ARESETN>; reset-names = "presetn", "aresetn"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; ports { @@ -106,7 +106,7 @@ csi2: csi2@10830400 { resets = <&cpg R9A07G043_CRU_PRESETN>, <&cpg R9A07G043_CRU_CMN_RSTB>; reset-names = "presetn", "cmn-rstb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; status = "disabled"; ports { @@ -194,7 +194,7 @@ irqc: interrupt-controller@110a0000 { clocks = <&cpg CPG_MOD R9A07G043_IA55_CLK>, <&cpg CPG_MOD R9A07G043_IA55_PCLK>; clock-names = "clk", "pclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_IA55_RESETN>; }; diff --git a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi index 09ef10b39f46..925203746b28 100644 --- a/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi +++ b/arch/riscv/boot/dts/renesas/r9a07g043f.dtsi @@ -62,7 +62,7 @@ plic: interrupt-controller@12c00000 { interrupt-controller; reg = <0x0 0x12c00000 0 0x400000>; clocks = <&cpg CPG_MOD R9A07G043_NCEPLIC_ACLK>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G043_PD_ALWAYS_ON>; resets = <&cpg R9A07G043_NCEPLIC_ARESETN>; interrupts-extended = <&cpu0_intc 11 &cpu0_intc 9>; }; From patchwork Thu Feb 8 12:42:57 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549763 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8FD777E57E for ; Thu, 8 Feb 2024 12:44:16 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396259; cv=none; b=V+wybHiuznWeDHChIVbyfEmKG3Ep70wl61xFdEeWuq9xodbsHqDVVhkJdWNQvfKUgcoemB6P2KA4z2bhUGr9e6QIReA0RPCK5STCXOShiyxcVPYEawVQccTrDOfdD+TQwv5CbZVyb/CZ7U3vZ6ciVCfqwluafcOyxBnOTQ7rtbs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396259; c=relaxed/simple; bh=6kRKQLioG6pCW21DjA1cjPhIw6mveabny2PHjMxWz+Q=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Fkvzw2XCN5ReeL8a68jJ3p7oSVFpvvINZOAP6FmrVydUvTV/C75YFRvlFuw6TlMOCVIDykgBkmGJd/K75enleK/B0qwsFn/Vpup9e3oAKJzPo3z1NjIZtNz66lfALtQLbQq8Vxq671NggzfvH+ziRwfH2dfeZUji+iqtTACVIBc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=GmnIh2Sx; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="GmnIh2Sx" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-410504b5cf3so257945e9.2 for ; Thu, 08 Feb 2024 04:44:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396255; x=1708001055; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=2q05WYI4OL+ukrmA7Gg9x6hfcXcT/QN33PCIAMcnws4=; b=GmnIh2SxGtms6ucABlwFkxl9HxA1q1/Sp2ktlVzzpSSFEWUurG9TDKUAroKHqSjMeq Cg/t37FoQeqcvDV7HcN+NhHu87yOHWQcTnrlRhniAexOGw2amFiiyOXbTWKj5wmMR1rv tuea+YmfKKy+bCXXrF66p66a+yAhQp2SlISE8ZXAz6bN/It5ijwb7MV4oMZDYkt4gX4N O9iLoh0b2dkObDKl2DfocnmahmdWJPr/SZlMeGz7hf1Kai5+9AXkJyGM+A7bDCR8s3Vl EHuPCWQ0cA0MHDO+lxdqxzLDAUGjhdgMp9i7cgMvOs4DWvNHE3zcwkgEeWTljS7EFDVz I5xg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396255; x=1708001055; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=2q05WYI4OL+ukrmA7Gg9x6hfcXcT/QN33PCIAMcnws4=; b=u4Bm00C5nbp2aBKxfnYFXQpkaEUQf7ATZvJYewLGhTF3MZ0ByE2pkjg4YLlJ2/iaKQ 2xoV+RyabjlQLEXn5sPUyAjUQAsyeuY7soMZhZdZX4UmB3b2vMzOO1F4Xt1I76ifksQc gOmrti76y6Fx7Q5ZM/lkkDrPOVCjiVZas77OCme8MbaXJCMXhOxs5IH//Fv9qFL/RzQW Jz8Vq/SrKT8ZZfqgB7F7uKRPhvmQsSyl9NQsDrqPC6vd7BZOrhWPcaE9rTb6GD6pUGqe 7YvQTt8jcEx+LlwvCiZ492RfgMmw3Hs42VWdGvCmv5MNt/FpRyoh9T9uRJi8DIeYp/B5 qqBQ== X-Gm-Message-State: AOJu0YyBNlKXJLqV0p/pwKHzeHHKHpb8qGpYA/QfjBFNraV0h1xH694U lSmNUZaLf79EQaJ0+Mu71QbfJqxVjLBO0wF99pqf3nvq3/0Ed1acMopBTtxoMos= X-Google-Smtp-Source: AGHT+IG5EcP/61vXjAblcOalkQazT+acBguefB9TDBTYP7+ez8UQRFfPBdgeOLz7m32ZQVXuV8jdRg== X-Received: by 2002:a05:600c:1c21:b0:40d:3fee:97f6 with SMTP id j33-20020a05600c1c2100b0040d3fee97f6mr6528520wms.34.1707396254854; Thu, 08 Feb 2024 04:44:14 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCV02lG8nozcROyUGNAXy1XL9cR9Hey9exiMwlHIJ+8jlWEpLAqe+9kNay6GNVkjMXXPsmitjGa7JfIT8A8z6JTeK4sZctmey/6r07CrJszFHIo+lme2iws0xeGZnymXkqLSghA/6MOlV+Pr90pbWipjOrB97BUFFh6d0VuCf3aQpbMa7IVRG+/rsipzDh/P8sLKTdhwXeYpFaDiawIeEYiRuUm9DNZOMSjOTj+/m6TGRLeRpuAjKnebJPKh6lyvM6p8RtLUiuRCaE1oaG7Fz3LOHwnrXIB7+l4SaeKpEg8+N2ijVzwVf1qAL3929naoYWnd4soOc0o8E0K7bIoJmvynE5Jo8Kq09HAjk+FLPLFSZ5kl7TxFu2lZzpLzMUGN+3+BeqZ32blnFd2xuM9gW1734R4+iyh1ahFqmTV7oz5lI7yKyFWhkTZRuoMkvrjqchUAut4jFOlDTs32LDp1OlwE5GhMLe1L5ipeTG5kvOGcbCyBF1+eQ12eBnRYrxFvSFJE398BymdNY7fWyUo9iXZtpkyVzIenldNylZgtbnen6c/JVq2pAYUMPmc/49zxOcg= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:14 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 14/17] arm64: dts: renesas: r9a07g044: Update #power-domain-cells = <1> Date: Thu, 8 Feb 2024 14:42:57 +0200 Message-Id: <20240208124300.2740313-15-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Update CPG #power-domain-cells = <1> and move all the IPs to be part of the always on power domain as the driver has been modified to support multiple power domains. Signed-off-by: Claudiu Beznea --- arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 100 ++++++++++----------- 1 file changed, 50 insertions(+), 50 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi index 66f68fc2b241..c6aa62351b89 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g044.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g044.dtsi @@ -238,7 +238,7 @@ mtu3: timer@10001200 { "tgia8", "tgib8", "tgic8", "tgid8", "tciv8", "tciu8"; clocks = <&cpg CPG_MOD R9A07G044_MTU_X_MCK_MTU3>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_MTU_X_PRESET_MTU3>; #pwm-cells = <2>; status = "disabled"; @@ -259,7 +259,7 @@ ssi0: ssi@10049c00 { resets = <&cpg R9A07G044_SSI0_RST_M2_REG>; dmas = <&dmac 0x2655>, <&dmac 0x2656>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -279,7 +279,7 @@ ssi1: ssi@1004a000 { resets = <&cpg R9A07G044_SSI1_RST_M2_REG>; dmas = <&dmac 0x2659>, <&dmac 0x265a>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -298,7 +298,7 @@ ssi2: ssi@1004a400 { resets = <&cpg R9A07G044_SSI2_RST_M2_REG>; dmas = <&dmac 0x265f>; dma-names = "rt"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -318,7 +318,7 @@ ssi3: ssi@1004a800 { resets = <&cpg R9A07G044_SSI3_RST_M2_REG>; dmas = <&dmac 0x2661>, <&dmac 0x2662>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -334,7 +334,7 @@ spi0: spi@1004ac00 { resets = <&cpg R9A07G044_RSPI0_RST>; dmas = <&dmac 0x2e95>, <&dmac 0x2e96>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -352,7 +352,7 @@ spi1: spi@1004b000 { resets = <&cpg R9A07G044_RSPI1_RST>; dmas = <&dmac 0x2e99>, <&dmac 0x2e9a>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -370,7 +370,7 @@ spi2: spi@1004b400 { resets = <&cpg R9A07G044_RSPI2_RST>; dmas = <&dmac 0x2e9d>, <&dmac 0x2e9e>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -390,7 +390,7 @@ scif0: serial@1004b800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCIF0_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCIF0_RST_SYSTEM_N>; status = "disabled"; }; @@ -408,7 +408,7 @@ scif1: serial@1004bc00 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCIF1_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCIF1_RST_SYSTEM_N>; status = "disabled"; }; @@ -426,7 +426,7 @@ scif2: serial@1004c000 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCIF2_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCIF2_RST_SYSTEM_N>; status = "disabled"; }; @@ -444,7 +444,7 @@ scif3: serial@1004c400 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCIF3_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCIF3_RST_SYSTEM_N>; status = "disabled"; }; @@ -462,7 +462,7 @@ scif4: serial@1004c800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCIF4_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCIF4_RST_SYSTEM_N>; status = "disabled"; }; @@ -477,7 +477,7 @@ sci0: serial@1004d000 { interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCI0_CLKP>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCI0_RST>; status = "disabled"; }; @@ -492,7 +492,7 @@ sci1: serial@1004d400 { interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G044_SCI1_CLKP>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_SCI1_RST>; status = "disabled"; }; @@ -520,7 +520,7 @@ canfd: can@10050000 { resets = <&cpg R9A07G044_CANFD_RSTP_N>, <&cpg R9A07G044_CANFD_RSTC_N>; reset-names = "rstp_n", "rstc_n"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; channel0 { @@ -549,7 +549,7 @@ i2c0: i2c@10058000 { clocks = <&cpg CPG_MOD R9A07G044_I2C0_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G044_I2C0_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -571,7 +571,7 @@ i2c1: i2c@10058400 { clocks = <&cpg CPG_MOD R9A07G044_I2C1_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G044_I2C1_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -593,7 +593,7 @@ i2c2: i2c@10058800 { clocks = <&cpg CPG_MOD R9A07G044_I2C2_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G044_I2C2_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -615,7 +615,7 @@ i2c3: i2c@10058c00 { clocks = <&cpg CPG_MOD R9A07G044_I2C3_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G044_I2C3_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -629,7 +629,7 @@ adc: adc@10059000 { resets = <&cpg R9A07G044_ADC_PRESETN>, <&cpg R9A07G044_ADC_ADRST_N>; reset-names = "presetn", "adrst-n"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; #address-cells = <1>; @@ -667,7 +667,7 @@ tsu: thermal@10059400 { reg = <0 0x10059400 0 0x400>; clocks = <&cpg CPG_MOD R9A07G044_TSU_PCLK>; resets = <&cpg R9A07G044_TSU_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #thermal-sensor-cells = <1>; }; @@ -682,7 +682,7 @@ sbc: spi@10060000 { clocks = <&cpg CPG_MOD R9A07G044_SPI_CLK2>, <&cpg CPG_MOD R9A07G044_SPI_CLK>; resets = <&cpg R9A07G044_SPI_RST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -702,7 +702,7 @@ cru: video@10830000 { resets = <&cpg R9A07G044_CRU_PRESETN>, <&cpg R9A07G044_CRU_ARESETN>; reset-names = "presetn", "aresetn"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; ports { @@ -743,7 +743,7 @@ csi2: csi2@10830400 { resets = <&cpg R9A07G044_CRU_PRESETN>, <&cpg R9A07G044_CRU_CMN_RSTB>; reset-names = "presetn", "cmn-rstb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; ports { @@ -791,7 +791,7 @@ dsi: dsi@10850000 { <&cpg R9A07G044_MIPI_DSI_ARESET_N>, <&cpg R9A07G044_MIPI_DSI_PRESET_N>; reset-names = "rst", "arst", "prst"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -803,7 +803,7 @@ vspd: vsp@10870000 { <&cpg CPG_MOD R9A07G044_LCDC_CLK_P>, <&cpg CPG_MOD R9A07G044_LCDC_CLK_D>; clock-names = "aclk", "pclk", "vclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_LCDC_RESET_N>; renesas,fcp = <&fcpvd>; }; @@ -816,7 +816,7 @@ fcpvd: fcp@10880000 { <&cpg CPG_MOD R9A07G044_LCDC_CLK_P>, <&cpg CPG_MOD R9A07G044_LCDC_CLK_D>; clock-names = "aclk", "pclk", "vclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_LCDC_RESET_N>; }; @@ -827,7 +827,7 @@ cpg: clock-controller@11010000 { clock-names = "extal"; #clock-cells = <2>; #reset-cells = <1>; - #power-domain-cells = <0>; + #power-domain-cells = <1>; }; sysc: system-controller@11020000 { @@ -852,7 +852,7 @@ pinctrl: pinctrl@11030000 { interrupt-controller; gpio-ranges = <&pinctrl 0 0 392>; clocks = <&cpg CPG_MOD R9A07G044_GPIO_HCLK>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_GPIO_RSTN>, <&cpg R9A07G044_GPIO_PORT_RESETN>, <&cpg R9A07G044_GPIO_SPARE_RESETN>; @@ -909,7 +909,7 @@ irqc: interrupt-controller@110a0000 { clocks = <&cpg CPG_MOD R9A07G044_IA55_CLK>, <&cpg CPG_MOD R9A07G044_IA55_PCLK>; clock-names = "clk", "pclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_IA55_RESETN>; }; @@ -943,7 +943,7 @@ dmac: dma-controller@11820000 { clocks = <&cpg CPG_MOD R9A07G044_DMAC_ACLK>, <&cpg CPG_MOD R9A07G044_DMAC_PCLK>; clock-names = "main", "register"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_DMAC_ARESETN>, <&cpg R9A07G044_DMAC_RST_ASYNC>; reset-names = "arst", "rst_async"; @@ -964,7 +964,7 @@ gpu: gpu@11840000 { <&cpg CPG_MOD R9A07G044_GPU_AXI_CLK>, <&cpg CPG_MOD R9A07G044_GPU_ACE_CLK>; clock-names = "gpu", "bus", "bus_ace"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; resets = <&cpg R9A07G044_GPU_RESETN>, <&cpg R9A07G044_GPU_AXI_RESETN>, <&cpg R9A07G044_GPU_ACE_RESETN>; @@ -994,7 +994,7 @@ sdhi0: mmc@11c00000 { <&cpg CPG_MOD R9A07G044_SDHI0_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A07G044_SDHI0_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1010,7 +1010,7 @@ sdhi1: mmc@11c10000 { <&cpg CPG_MOD R9A07G044_SDHI1_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A07G044_SDHI1_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1028,7 +1028,7 @@ eth0: ethernet@11c20000 { <&cpg CPG_CORE R9A07G044_CLK_HP>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A07G044_ETH0_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -1048,7 +1048,7 @@ eth1: ethernet@11c30000 { <&cpg CPG_CORE R9A07G044_CLK_HP>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A07G044_ETH1_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -1060,7 +1060,7 @@ phyrst: usbphy-ctrl@11c40000 { reg = <0 0x11c40000 0 0x10000>; clocks = <&cpg CPG_MOD R9A07G044_USB_PCLK>; resets = <&cpg R9A07G044_USB_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; #reset-cells = <1>; status = "disabled"; }; @@ -1075,7 +1075,7 @@ ohci0: usb@11c50000 { <&cpg R9A07G044_USB_U2H0_HRESETN>; phys = <&usb2_phy0 1>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1089,7 +1089,7 @@ ohci1: usb@11c70000 { <&cpg R9A07G044_USB_U2H1_HRESETN>; phys = <&usb2_phy1 1>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1104,7 +1104,7 @@ ehci0: usb@11c50100 { phys = <&usb2_phy0 2>; phy-names = "usb"; companion = <&ohci0>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1119,7 +1119,7 @@ ehci1: usb@11c70100 { phys = <&usb2_phy1 2>; phy-names = "usb"; companion = <&ohci1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1132,7 +1132,7 @@ usb2_phy0: usb-phy@11c50200 { <&cpg CPG_MOD R9A07G044_USB_U2H0_HCLK>; resets = <&phyrst 0>; #phy-cells = <1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1145,7 +1145,7 @@ usb2_phy1: usb-phy@11c70200 { <&cpg CPG_MOD R9A07G044_USB_U2H1_HCLK>; resets = <&phyrst 1>; #phy-cells = <1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1164,7 +1164,7 @@ hsusb: usb@11c60000 { renesas,buswait = <7>; phys = <&usb2_phy0 3>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1179,7 +1179,7 @@ wdt0: watchdog@12800800 { ; interrupt-names = "wdt", "perrout"; resets = <&cpg R9A07G044_WDT0_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1194,7 +1194,7 @@ wdt1: watchdog@12800c00 { ; interrupt-names = "wdt", "perrout"; resets = <&cpg R9A07G044_WDT1_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1205,7 +1205,7 @@ ostm0: timer@12801000 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G044_OSTM0_PCLK>; resets = <&cpg R9A07G044_OSTM0_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1216,7 +1216,7 @@ ostm1: timer@12801400 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G044_OSTM1_PCLK>; resets = <&cpg R9A07G044_OSTM1_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1227,7 +1227,7 @@ ostm2: timer@12801800 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G044_OSTM2_PCLK>; resets = <&cpg R9A07G044_OSTM2_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G044_PD_ALWAYS_ON>; status = "disabled"; }; }; From patchwork Thu Feb 8 12:42:58 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549764 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-lf1-f47.google.com (mail-lf1-f47.google.com [209.85.167.47]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 15D117E770 for ; Thu, 8 Feb 2024 12:44:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.47 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396261; cv=none; b=XIUQwsKPAV6/OS+if1SluoXsq2wgY8uBv9u3zotc/Rv9+ZQUx1rsWNNSXf4AjTDpo6dVVGnGrpGtWS8oCF9XHQNis7MvKeQiEMqCVJusdRjfJhmtY6eL4LXVTF/noyt4a4WnLwshbo7n4WE4M1UscyeSfBR8w+YR1Bp5TjbXCM8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396261; c=relaxed/simple; bh=dKiLPHEJqEKqUnVf0lz6gCePZTKCt84dEy249ZdO6ME=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=Gzm6LAY16Iw8rqhDyqK10Htn+rb8COsu2J5m4hHdGquUMWi5KH0C7mHcK15kpId6sYqOnYlppMaI6qG0b+oDRUG7R+6P8B4e4/OX5WFQPpA0/eerLz0xNi/QcSKgMxiUqk9NhYtfFIxfGoSwEb/1nezoW8YqUutjEBnfm9L8nnw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=VVcZ4GfE; arc=none smtp.client-ip=209.85.167.47 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="VVcZ4GfE" Received: by mail-lf1-f47.google.com with SMTP id 2adb3069b0e04-5101cd91017so2059870e87.2 for ; Thu, 08 Feb 2024 04:44:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396257; x=1708001057; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A5vDPFCyu4dKHPbIjfPJAR8Xl/z+7tvbrj2jQ3PSyCc=; b=VVcZ4GfEkQuP2QAMGuyY2Hy7zBxnvJrt8N1xDIvI1Y5nzHyVIRpSI+M9QXZqiLyNS1 uwLVdHpc4cJHH0+U0LSi9hp945l6TxoeQYDudfXyoToyio7PzbWeLzQiBFViCbmeKjxF 1MgQJkIquFKtV9ljU/CpxvNqDIKLWwVTC7LBSpUbZcEsxazeL4gESAn9kfPcSkHILy5K TP142r6DKnCg3qofIi3VLY9wqJnldnCv28+TunzXC3ZLegzjfD8aTTeFPy9gmDyO2Q/Q Zd4R0fUqOGwNNP6c8M00OOqszGurogTQ1Roa4FniqSEEDqJIuwiCABIYO1vN98QvX05r IW4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396257; x=1708001057; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=A5vDPFCyu4dKHPbIjfPJAR8Xl/z+7tvbrj2jQ3PSyCc=; b=wlQvEOozNdkgmxg8bZIGU3ZXO8uXuYXwGGIFFptojX1x0AlwyYjIFVxB+r/EgjcBfK VtKy2qV51jfvKDYEy+F+o1OPqhmndHNnBHHooOCOEWhdb4zw4U+Jmrsk4Vk5vcsopT9y 9OF8zX/j407oNdCHBV/w/hhIoyw9qcqi1ltHSo8IcYFAyhcgV07h1gghKpP8kVyxlvSg JJyZC9W15P8EKr9NfI8NPaxY8UZsOp7r+JdtuCZ7WiZIN452hfoazvIB26fqR5pUrou5 2TmXWyNctAPj78ckQ9/QPLQcWKXPvZE5+AUTlKb0XWsIdSxhrkJYXsvJAmNXn2ot/lXL fokg== X-Gm-Message-State: AOJu0Yyy/UIqKZ2XKRNCsOBNFSwOUI6QVcCliUPhlqL/NMI5BNBnyAJE P6HSNLExcjpegVHA+PLbo8JbvfFbILa88eTDDaukRgbxRbMCGoIDoH7Hrbe/Va0= X-Google-Smtp-Source: AGHT+IE0anga4wAVIHQGEO4kwt+FmMR+rPaVN3o1P4uZfxRfc3g4Ix7xiG++qj052jif9TxDdYe+Sg== X-Received: by 2002:a19:7410:0:b0:50f:18f7:855e with SMTP id v16-20020a197410000000b0050f18f7855emr5896888lfe.39.1707396257242; Thu, 08 Feb 2024 04:44:17 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCXE7c3sz4f5wWPPmFgkoRc8BY8A6X4pjg9pmgXzPlV8fvP2U6xbA+abb1l1nwiYJgCT7u6OewuD5z6gEJmGZPUtyVRvDWC0kOXVbIMjKhVhIu7ONfA2dsZB6vzVtPHreOtK1kFaVkBL2F98E3HbSsKPfa0OvjBiy/XBo0MDALyrxBO7WQKAVc1L8OVnpbdwAYDUI71K2HcIyTk5UimsmZWqzTZa+dJTkHkAFRa+ELtCDsHkoNMdDuF8iUfQP3cAmVZw5tqZJewtmvDUkX5XukL6Q25yUETVAYQHyZdbnOVTzjLnIUkc4tPhLwhrKsZIueQ4151kivB7MtT6ZOB0JWq2sHhvt1qe6ueKQdDWiqdpFsOleRXqlpUAVBJKphw/sQsYjG/xilfTzsEkquQd+WoD0gpXbKbxqVumkGEM/Q9WNogZxjRrtUyQJwdRf9TWFpmXIdNj4BXgnr25F7H2uwBW3+Qo8p3nOAp6pxpuNkFixHqt0oupKc0zwXpq2bQmnupyZufRU2Bqpi1hEq7REH/QsMPc9FYipFYJPU7L8077AGlwndFAz7DKBq7kJ5epoG8= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:16 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 15/17] arm64: dts: renesas: r9a07g054: Update #power-domain-cells = <1> Date: Thu, 8 Feb 2024 14:42:58 +0200 Message-Id: <20240208124300.2740313-16-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Update CPG #power-domain-cells = <1> and move all the IPs to be part of the always on power domain as the driver has been modified to support multiple power domains. Signed-off-by: Claudiu Beznea --- arch/arm64/boot/dts/renesas/r9a07g054.dtsi | 100 ++++++++++----------- 1 file changed, 50 insertions(+), 50 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a07g054.dtsi b/arch/arm64/boot/dts/renesas/r9a07g054.dtsi index 1f1d481dc783..15fc6e6f79ce 100644 --- a/arch/arm64/boot/dts/renesas/r9a07g054.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a07g054.dtsi @@ -238,7 +238,7 @@ mtu3: timer@10001200 { "tgia8", "tgib8", "tgic8", "tgid8", "tciv8", "tciu8"; clocks = <&cpg CPG_MOD R9A07G054_MTU_X_MCK_MTU3>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_MTU_X_PRESET_MTU3>; #pwm-cells = <2>; status = "disabled"; @@ -259,7 +259,7 @@ ssi0: ssi@10049c00 { resets = <&cpg R9A07G054_SSI0_RST_M2_REG>; dmas = <&dmac 0x2655>, <&dmac 0x2656>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -279,7 +279,7 @@ ssi1: ssi@1004a000 { resets = <&cpg R9A07G054_SSI1_RST_M2_REG>; dmas = <&dmac 0x2659>, <&dmac 0x265a>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -298,7 +298,7 @@ ssi2: ssi@1004a400 { resets = <&cpg R9A07G054_SSI2_RST_M2_REG>; dmas = <&dmac 0x265f>; dma-names = "rt"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -318,7 +318,7 @@ ssi3: ssi@1004a800 { resets = <&cpg R9A07G054_SSI3_RST_M2_REG>; dmas = <&dmac 0x2661>, <&dmac 0x2662>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #sound-dai-cells = <0>; status = "disabled"; }; @@ -334,7 +334,7 @@ spi0: spi@1004ac00 { resets = <&cpg R9A07G054_RSPI0_RST>; dmas = <&dmac 0x2e95>, <&dmac 0x2e96>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -352,7 +352,7 @@ spi1: spi@1004b000 { resets = <&cpg R9A07G054_RSPI1_RST>; dmas = <&dmac 0x2e99>, <&dmac 0x2e9a>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -370,7 +370,7 @@ spi2: spi@1004b400 { resets = <&cpg R9A07G054_RSPI2_RST>; dmas = <&dmac 0x2e9d>, <&dmac 0x2e9e>; dma-names = "tx", "rx"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; num-cs = <1>; #address-cells = <1>; #size-cells = <0>; @@ -391,7 +391,7 @@ scif0: serial@1004b800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCIF0_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCIF0_RST_SYSTEM_N>; status = "disabled"; }; @@ -410,7 +410,7 @@ scif1: serial@1004bc00 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCIF1_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCIF1_RST_SYSTEM_N>; status = "disabled"; }; @@ -429,7 +429,7 @@ scif2: serial@1004c000 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCIF2_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCIF2_RST_SYSTEM_N>; status = "disabled"; }; @@ -448,7 +448,7 @@ scif3: serial@1004c400 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCIF3_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCIF3_RST_SYSTEM_N>; status = "disabled"; }; @@ -467,7 +467,7 @@ scif4: serial@1004c800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCIF4_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCIF4_RST_SYSTEM_N>; status = "disabled"; }; @@ -482,7 +482,7 @@ sci0: serial@1004d000 { interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCI0_CLKP>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCI0_RST>; status = "disabled"; }; @@ -497,7 +497,7 @@ sci1: serial@1004d400 { interrupt-names = "eri", "rxi", "txi", "tei"; clocks = <&cpg CPG_MOD R9A07G054_SCI1_CLKP>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_SCI1_RST>; status = "disabled"; }; @@ -525,7 +525,7 @@ canfd: can@10050000 { resets = <&cpg R9A07G054_CANFD_RSTP_N>, <&cpg R9A07G054_CANFD_RSTC_N>; reset-names = "rstp_n", "rstc_n"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; channel0 { @@ -554,7 +554,7 @@ i2c0: i2c@10058000 { clocks = <&cpg CPG_MOD R9A07G054_I2C0_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G054_I2C0_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -576,7 +576,7 @@ i2c1: i2c@10058400 { clocks = <&cpg CPG_MOD R9A07G054_I2C1_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G054_I2C1_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -598,7 +598,7 @@ i2c2: i2c@10058800 { clocks = <&cpg CPG_MOD R9A07G054_I2C2_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G054_I2C2_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -620,7 +620,7 @@ i2c3: i2c@10058c00 { clocks = <&cpg CPG_MOD R9A07G054_I2C3_PCLK>; clock-frequency = <100000>; resets = <&cpg R9A07G054_I2C3_MRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -634,7 +634,7 @@ adc: adc@10059000 { resets = <&cpg R9A07G054_ADC_PRESETN>, <&cpg R9A07G054_ADC_ADRST_N>; reset-names = "presetn", "adrst-n"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; #address-cells = <1>; @@ -672,7 +672,7 @@ tsu: thermal@10059400 { reg = <0 0x10059400 0 0x400>; clocks = <&cpg CPG_MOD R9A07G054_TSU_PCLK>; resets = <&cpg R9A07G054_TSU_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #thermal-sensor-cells = <1>; }; @@ -687,7 +687,7 @@ sbc: spi@10060000 { clocks = <&cpg CPG_MOD R9A07G054_SPI_CLK2>, <&cpg CPG_MOD R9A07G054_SPI_CLK>; resets = <&cpg R9A07G054_SPI_RST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -707,7 +707,7 @@ cru: video@10830000 { resets = <&cpg R9A07G054_CRU_PRESETN>, <&cpg R9A07G054_CRU_ARESETN>; reset-names = "presetn", "aresetn"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; ports { @@ -748,7 +748,7 @@ csi2: csi2@10830400 { resets = <&cpg R9A07G054_CRU_PRESETN>, <&cpg R9A07G054_CRU_CMN_RSTB>; reset-names = "presetn", "cmn-rstb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; ports { @@ -796,7 +796,7 @@ dsi: dsi@10850000 { <&cpg R9A07G054_MIPI_DSI_ARESET_N>, <&cpg R9A07G054_MIPI_DSI_PRESET_N>; reset-names = "rst", "arst", "prst"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -809,7 +809,7 @@ vspd: vsp@10870000 { <&cpg CPG_MOD R9A07G054_LCDC_CLK_P>, <&cpg CPG_MOD R9A07G054_LCDC_CLK_D>; clock-names = "aclk", "pclk", "vclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_LCDC_RESET_N>; renesas,fcp = <&fcpvd>; }; @@ -822,7 +822,7 @@ fcpvd: fcp@10880000 { <&cpg CPG_MOD R9A07G054_LCDC_CLK_P>, <&cpg CPG_MOD R9A07G054_LCDC_CLK_D>; clock-names = "aclk", "pclk", "vclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_LCDC_RESET_N>; }; @@ -833,7 +833,7 @@ cpg: clock-controller@11010000 { clock-names = "extal"; #clock-cells = <2>; #reset-cells = <1>; - #power-domain-cells = <0>; + #power-domain-cells = <1>; }; sysc: system-controller@11020000 { @@ -859,7 +859,7 @@ pinctrl: pinctrl@11030000 { interrupt-controller; gpio-ranges = <&pinctrl 0 0 392>; clocks = <&cpg CPG_MOD R9A07G054_GPIO_HCLK>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_GPIO_RSTN>, <&cpg R9A07G054_GPIO_PORT_RESETN>, <&cpg R9A07G054_GPIO_SPARE_RESETN>; @@ -916,7 +916,7 @@ irqc: interrupt-controller@110a0000 { clocks = <&cpg CPG_MOD R9A07G054_IA55_CLK>, <&cpg CPG_MOD R9A07G054_IA55_PCLK>; clock-names = "clk", "pclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_IA55_RESETN>; }; @@ -950,7 +950,7 @@ dmac: dma-controller@11820000 { clocks = <&cpg CPG_MOD R9A07G054_DMAC_ACLK>, <&cpg CPG_MOD R9A07G054_DMAC_PCLK>; clock-names = "main", "register"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_DMAC_ARESETN>, <&cpg R9A07G054_DMAC_RST_ASYNC>; reset-names = "arst", "rst_async"; @@ -971,7 +971,7 @@ gpu: gpu@11840000 { <&cpg CPG_MOD R9A07G054_GPU_AXI_CLK>, <&cpg CPG_MOD R9A07G054_GPU_ACE_CLK>; clock-names = "gpu", "bus", "bus_ace"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; resets = <&cpg R9A07G054_GPU_RESETN>, <&cpg R9A07G054_GPU_AXI_RESETN>, <&cpg R9A07G054_GPU_ACE_RESETN>; @@ -1001,7 +1001,7 @@ sdhi0: mmc@11c00000 { <&cpg CPG_MOD R9A07G054_SDHI0_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A07G054_SDHI0_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1017,7 +1017,7 @@ sdhi1: mmc@11c10000 { <&cpg CPG_MOD R9A07G054_SDHI1_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A07G054_SDHI1_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1035,7 +1035,7 @@ eth0: ethernet@11c20000 { <&cpg CPG_CORE R9A07G054_CLK_HP>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A07G054_ETH0_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -1055,7 +1055,7 @@ eth1: ethernet@11c30000 { <&cpg CPG_CORE R9A07G054_CLK_HP>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A07G054_ETH1_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -1067,7 +1067,7 @@ phyrst: usbphy-ctrl@11c40000 { reg = <0 0x11c40000 0 0x10000>; clocks = <&cpg CPG_MOD R9A07G054_USB_PCLK>; resets = <&cpg R9A07G054_USB_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; #reset-cells = <1>; status = "disabled"; }; @@ -1082,7 +1082,7 @@ ohci0: usb@11c50000 { <&cpg R9A07G054_USB_U2H0_HRESETN>; phys = <&usb2_phy0 1>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1096,7 +1096,7 @@ ohci1: usb@11c70000 { <&cpg R9A07G054_USB_U2H1_HRESETN>; phys = <&usb2_phy1 1>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1111,7 +1111,7 @@ ehci0: usb@11c50100 { phys = <&usb2_phy0 2>; phy-names = "usb"; companion = <&ohci0>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1126,7 +1126,7 @@ ehci1: usb@11c70100 { phys = <&usb2_phy1 2>; phy-names = "usb"; companion = <&ohci1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1139,7 +1139,7 @@ usb2_phy0: usb-phy@11c50200 { <&cpg CPG_MOD R9A07G054_USB_U2H0_HCLK>; resets = <&phyrst 0>; #phy-cells = <1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1152,7 +1152,7 @@ usb2_phy1: usb-phy@11c70200 { <&cpg CPG_MOD R9A07G054_USB_U2H1_HCLK>; resets = <&phyrst 1>; #phy-cells = <1>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1171,7 +1171,7 @@ hsusb: usb@11c60000 { renesas,buswait = <7>; phys = <&usb2_phy0 3>; phy-names = "usb"; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1186,7 +1186,7 @@ wdt0: watchdog@12800800 { ; interrupt-names = "wdt", "perrout"; resets = <&cpg R9A07G054_WDT0_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1201,7 +1201,7 @@ wdt1: watchdog@12800c00 { ; interrupt-names = "wdt", "perrout"; resets = <&cpg R9A07G054_WDT1_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1212,7 +1212,7 @@ ostm0: timer@12801000 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G054_OSTM0_PCLK>; resets = <&cpg R9A07G054_OSTM0_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1223,7 +1223,7 @@ ostm1: timer@12801400 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G054_OSTM1_PCLK>; resets = <&cpg R9A07G054_OSTM1_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; @@ -1234,7 +1234,7 @@ ostm2: timer@12801800 { interrupts = ; clocks = <&cpg CPG_MOD R9A07G054_OSTM2_PCLK>; resets = <&cpg R9A07G054_OSTM2_PRESETZ>; - power-domains = <&cpg>; + power-domains = <&cpg R9A07G054_PD_ALWAYS_ON>; status = "disabled"; }; }; From patchwork Thu Feb 8 12:42:59 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549765 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f46.google.com (mail-wm1-f46.google.com [209.85.128.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 426E57E79F for ; Thu, 8 Feb 2024 12:44:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396263; cv=none; b=PFoPOwWSJGPvbfyxekfuk2U321X/Q6opOO2mIk0UDspvYuyX02lxgMcDQNmgFfQ+JYYsj7bRO3CfJ93XiHS4sjXTQtzZyMqcOx+P61r/+PTfSTUq4Aha979T79B+yx42Rn56OJ76LPqO0YoH5scG7R/nP2mwWBaDU1i9g+uja4k= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396263; c=relaxed/simple; bh=bh8OxNLltqAtice2XaSPcJsXgH8FBZnkqH4Nk5wq9do=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=XUNtjEsWZaT8wp7URden3nisQIMdld+lEEKdPY2ic+f8BRDU6Fj0UWaIuJjrSvuuNf4GGE8QCo6/WGV+8B8o4NoTmprgTSiDRTa3vurBNK7hNae9svxDAOysrHHWN+KPVTwNLEuqB84jq50WvkAXr49rdDdcDFisAiA7WRxTkYI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=fiknCi9A; arc=none smtp.client-ip=209.85.128.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="fiknCi9A" Received: by mail-wm1-f46.google.com with SMTP id 5b1f17b1804b1-410504b5cf3so258785e9.2 for ; Thu, 08 Feb 2024 04:44:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396259; x=1708001059; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=BpJ+A6WuI8qVYR+ufe285R9BOl0SnuSgZcst9eKsxpE=; b=fiknCi9AQzEmA2+ACbwGfwZTziUWgfZU6ZNn5upFfSZZO9TqiDV+v1nzVkpQEDgFaC 69BNvIyAwdhe1Gssbda34bsM3XWawwuLLZAsd64CsE+khXR2zgBxelQlwZArzurX1qfx aBZGlVBnTRxp76iR6dUrRXbj8/W6x1y/58VIWFzLFqRC1wKDVoQhTBmRvQLuMhZByCjI e96qGhXq2HEeELoLebvJu44sTmxaTh5o3kuA5rn9QP+uAjswA5Cc2qGAoxBeK41ML3R8 AOJi4TX+HF05aUEjMDQVRglKt8a2gV75xH6BaRRlMVz76F8pKM9hf8Psg1YVCJuOb8pX IpeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396259; x=1708001059; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=BpJ+A6WuI8qVYR+ufe285R9BOl0SnuSgZcst9eKsxpE=; b=D93uhb6X6m9dk1ydbCMM0EnFqCCy8BZxt3xCR10FaSdaDPfPNoxUFJcafN0Pruh4Oe 1ENZ3m+qDBBF/ADSXekf9noY6CumMS3T01vdEEVOsAZme8K3smhAxCUaLMIF600YAncc 0a+6NYfEA6NxV0XuLRqslo/ct6yp9L+gWuM32wVO3uCsiufCnJIBCp5uV3I6/Abpjyh4 LP9+NMQBnmmqPMMCe+X3fLKDKY8oSb/4RXh1dl8vJoRjwCzxL3yAvJfk4iYjSMnU49ex MCbuTdGV4sICzRzmyvE9es7aX8z2gQ6NXsRpUaUdg41Gj5OXq8Fy3NUx9yCgXcIuUt8h zZqA== X-Gm-Message-State: AOJu0YxeD6p+iZh26uSkggZOh8+t80Gwwv1UTFBou6HzIdCtZh3hkcO2 1hZbva6MLHFKog8FlDKpUtF0iupeMr/qddB82IPfXjWKB4yMHYQ9EtcbEotTV94= X-Google-Smtp-Source: AGHT+IEVOZm0VWUSOovYKJ223+YVNHrjrhAtzw+X1sDs9e2FCOdjTVtfM5cCpJ3hh1HB26NEgjjpkA== X-Received: by 2002:a05:600c:1e1a:b0:40f:f069:8d13 with SMTP id ay26-20020a05600c1e1a00b0040ff0698d13mr5499134wmb.9.1707396259681; Thu, 08 Feb 2024 04:44:19 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCU9bngb2X5GISbv/yy4j9mBBKnrhZrZe/gI/sdxeOnyMsmZ2gSqgLXZyHsX3ZlpZxGigWkWe6GSwDnD4tO+f8wqHead8T2e8iNOMHdV5b639DFoeDoZZIg+IAVvhvJdbPXv0SzGz5XkIKQg9XFqSfWCT0HgB6EbbrIx5T3QEwDngGV/hg2FqFGLMO4PL2rZZDJSYNdNfDUX6Ml6dMEBeMaV+gpd2wJCcnD/3xEH7W/6HsOkMUH/34CX68J7zMfusaioZyzGycnwzfXdjc90Sz2Uwv2cJvWbbIE3Id3ziAgggEXuhKA63/s5c4rg1ZU4U1gp3TRCObPRvyYJzSuyl/v9isF3DDEqWjmMVFLesJ9Moj4cxOZ8Uk5rQV12scBuS7gdF4VOFcaKS1QuErd7owZXZnKwF+36SAam3c22tRApNCKCJuAkY2Ruxuw2tWt1OV4yQ9Ts86qdbfv5VfzLq70hrZcxDuZkV2/LyzMDo9xuGSHC0yS2h0CJCPcZaNcqq+lRqLnfTgXAmCgYFhdiQt2ZNZFqPALsdIXX1AVQsVjLiF2SHSP4cE06KE6TRh3FvwY= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:19 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 16/17] arm64: dts: renesas: r9a08g045: Update #power-domain-cells = <1> Date: Thu, 8 Feb 2024 14:42:59 +0200 Message-Id: <20240208124300.2740313-17-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Update CPG #power-domain-cells = <1> and move all the IPs to be part of the IP specific power domain as the driver has been modified to support multiple power domains. Signed-off-by: Claudiu Beznea --- arch/arm64/boot/dts/renesas/r9a08g045.dtsi | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi index dfee878c0f49..11be621aaa82 100644 --- a/arch/arm64/boot/dts/renesas/r9a08g045.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a08g045.dtsi @@ -62,7 +62,7 @@ scif0: serial@1004b800 { "bri", "dri", "tei"; clocks = <&cpg CPG_MOD R9A08G045_SCIF0_CLK_PCK>; clock-names = "fck"; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_SCIF0>; resets = <&cpg R9A08G045_SCIF0_RST_SYSTEM_N>; status = "disabled"; }; @@ -74,7 +74,7 @@ cpg: clock-controller@11010000 { clock-names = "extal"; #clock-cells = <2>; #reset-cells = <1>; - #power-domain-cells = <0>; + #power-domain-cells = <1>; }; sysc: system-controller@11020000 { @@ -99,7 +99,7 @@ pinctrl: pinctrl@11030000 { interrupt-parent = <&irqc>; gpio-ranges = <&pinctrl 0 0 152>; clocks = <&cpg CPG_MOD R9A08G045_GPIO_HCLK>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_ALWAYS_ON>; resets = <&cpg R9A08G045_GPIO_RSTN>, <&cpg R9A08G045_GPIO_PORT_RESETN>, <&cpg R9A08G045_GPIO_SPARE_RESETN>; @@ -168,7 +168,7 @@ irqc: interrupt-controller@11050000 { clocks = <&cpg CPG_MOD R9A08G045_IA55_CLK>, <&cpg CPG_MOD R9A08G045_IA55_PCLK>; clock-names = "clk", "pclk"; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_ALWAYS_ON>; resets = <&cpg R9A08G045_IA55_RESETN>; }; @@ -183,7 +183,7 @@ sdhi0: mmc@11c00000 { <&cpg CPG_MOD R9A08G045_SDHI0_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A08G045_SDHI0_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_SDHI0>; status = "disabled"; }; @@ -198,7 +198,7 @@ sdhi1: mmc@11c10000 { <&cpg CPG_MOD R9A08G045_SDHI1_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A08G045_SDHI1_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_SDHI1>; status = "disabled"; }; @@ -213,7 +213,7 @@ sdhi2: mmc@11c20000 { <&cpg CPG_MOD R9A08G045_SDHI2_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A08G045_SDHI2_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_SDHI2>; status = "disabled"; }; @@ -230,7 +230,7 @@ eth0: ethernet@11c30000 { <&cpg CPG_MOD R9A08G045_ETH0_REFCLK>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A08G045_ETH0_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_ETHER0>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -249,7 +249,7 @@ eth1: ethernet@11c40000 { <&cpg CPG_MOD R9A08G045_ETH1_REFCLK>; clock-names = "axi", "chi", "refclk"; resets = <&cpg R9A08G045_ETH1_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_ETHER1>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -275,7 +275,7 @@ wdt0: watchdog@12800800 { ; interrupt-names = "wdt", "perrout"; resets = <&cpg R9A08G045_WDT0_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A08G045_PD_WDT0>; status = "disabled"; }; }; From patchwork Thu Feb 8 12:43:00 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 13549766 X-Patchwork-Delegate: geert@linux-m68k.org Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1D5FB7EF09 for ; Thu, 8 Feb 2024 12:44:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396265; cv=none; b=YU9ZIvjIlBzmJddCcdbigB8KxRdXkyifqWwacHQ3l7WcD2zHR0TzuRUqPyCEdS98nTwyckkosAAefBgrhRLYk+xQdmcBzJ5CCTQ56uAQDNZbYt6OAU9etJTTilckfbyn9bhUlrg4v8ZkVAptcLl+/TXc84I1esF7D88sDBTF9IY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707396265; c=relaxed/simple; bh=gRX2x88FqVLUStqN8zuHyneH2upnBTYGjfOVYMyFZ0E=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=ikqFNv2jh4168jh+xY0cZ3jPffQO59etB4//BGJPVujJgfTHPOBgVqQr+cpsfVlGwkxyB9YGOQs07lbLOSL/eDp39AwQcSemMMBrmVSJw8jxGqdP8dIXTxGAW0vOFoHcTNsm8whhGS4++Wya6aIsqikQSIa2jWsFELTTQ9TOdWY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=KKJuxj0d; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="KKJuxj0d" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-41008ab427fso16158825e9.0 for ; Thu, 08 Feb 2024 04:44:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1707396261; x=1708001061; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=6yTEa4/lsVRh49barZX5/hHwmF5ODn+0XbIAzs9ib3A=; b=KKJuxj0d3E7VI/zgAkCYq9iS28icvQc3wktVef55AGsDGZgWHKVJe+dQX4GUCCoDGM zONbRMFr4bDbPYkT7u2D+nh2HerfwtkxgrJIirDXYFrAGCa8YX8w73vTeGZZhlmYbwcQ /By6OAPXb3e5wnhInvQc3UEz6coIW8UAo6y/ep0lAf8e8X69GUDiKUEpUe0shoXKD8Rq 6OwZkiopObf0sFrH/LbF51tgjI9l8I/JD2TH5aRx2EG5sELqZ2P/76aaX4euJecJ2949 QI1i16pl3rEbmCGSI0WYdVlmlULbo3r+auNKFvwtu7gWbUYNIUL26CVnrkIct8HG8fJS yVAA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1707396261; x=1708001061; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6yTEa4/lsVRh49barZX5/hHwmF5ODn+0XbIAzs9ib3A=; b=n8z9W1IeZ7iQ6D0H49XHCDjOwIPOH6bzRNuSyr0d8A35j+TkXLmRxJYUZUM3m/y1RG QWiK0FIs5cGvcZHSGVrxw1kfCwXVKvJmrB04V8YpmLDVupB6lpBRKFHXhfA8TtkkCE9e kfa0h/nh7FuSBzubvqX7uiu8sQwrc2IXySkcMKhaWxJ/DChlOPHH4yzc2Hse6MIoyyRw k1p9j7mBCplRrDTo0XvomHI76qJusnYJlY1BkHxh/Sek5yYxPSlj29IzFEmjG3xg5NCI u3hVwW3Jiopre+uk9RIHP9kR3x33AEu0kAy6XhLbS4yL6nEpE8w9YjHLxAe+zDM6wkro atdQ== X-Gm-Message-State: AOJu0YxCXAkxJ2mDu/8pW3nNlo162cPaayJ0cy7vNpF+ZvkcNbNe9KE/ iaJIi17m2gb4nbUa3uvDNDF/HUsbe6BN3SzfdtaBtQISi4q3TWVvtobZe/srSNw= X-Google-Smtp-Source: AGHT+IGANbj1iqOytgIwqTg4Mq/0gpcdPMAp60+0punCG5pjW18WFbjKTwZGb5kh4i/RgdGw5GaHyw== X-Received: by 2002:a05:600c:1c9e:b0:40f:c1b7:2556 with SMTP id k30-20020a05600c1c9e00b0040fc1b72556mr7366673wms.11.1707396261396; Thu, 08 Feb 2024 04:44:21 -0800 (PST) X-Forwarded-Encrypted: i=1; AJvYcCW9Sr/LYarYn0Ydw9Z5UndLl0lPc2rf5eImobbDtGEveI/5qBkV4OQYupRBQfDCMJRJ35YozSSMZas9QWzlnjzZVptnk7zkEZazrYTVw86UYlPS3AI0amTEsE6I1FZTTCY+hKtcasM7WBV0CBCiw8LWCK5V8+EBrXoy+b097mnpz/r7tCy6nox9rqP8L6C/nTjqQwSbamMiJThJ8fRRSO1vtaaCazKwu8e2vMsvJBixIu9GxEvggwQmByZNF0Ftcn2PZ+sei2Tg2ED43jC+Pkt/GSwfzj4BqqDpmdcS/ligPgbTVv4N94S7AmYojqC3XPwLYcTPlsGwptui7xpDuKnOfdMoU91UuSuawHavUuKJrBzwPp3Gk8VKSIXbo2O13LQPhV7Rrq5vTtcWY2ksYI7gP3GUlsypZNX08ORpOoYrg0q6+EI8xVUSuGbFdrQeqxp/s1UyKIEqYLsn9o0yOymBeDmq7b0rAXaZJ+wGnPwDdhKPP0W9GZMM1Ow3IYm8P5oq0ulAfZVqpmXZbInU1pEw6JiKqDGpNY1BXjMkk/DzWiFO5eVGwKSTxx5g6mbiqdQ= Received: from claudiu-X670E-Pro-RS.. ([82.78.167.45]) by smtp.gmail.com with ESMTPSA id o13-20020a05600c4fcd00b0041047382b76sm790244wmq.37.2024.02.08.04.44.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Feb 2024 04:44:20 -0800 (PST) From: Claudiu X-Google-Original-From: Claudiu To: geert+renesas@glider.be, mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, magnus.damm@gmail.com, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, claudiu.beznea@tuxon.dev, Claudiu Beznea Subject: [PATCH 17/17] arm64: dts: renesas: r9a09g011: Update #power-domain-cells = <1> Date: Thu, 8 Feb 2024 14:43:00 +0200 Message-Id: <20240208124300.2740313-18-claudiu.beznea.uj@bp.renesas.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> References: <20240208124300.2740313-1-claudiu.beznea.uj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-renesas-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Claudiu Beznea Update CPG #power-domain-cells = <1> and move all the IPs to be part of the always on power domain as the driver has been modified to support multiple power domains. Signed-off-by: Claudiu Beznea --- arch/arm64/boot/dts/renesas/r9a09g011.dtsi | 28 +++++++++++----------- 1 file changed, 14 insertions(+), 14 deletions(-) diff --git a/arch/arm64/boot/dts/renesas/r9a09g011.dtsi b/arch/arm64/boot/dts/renesas/r9a09g011.dtsi index 50ed66d42a24..74af0f730b89 100644 --- a/arch/arm64/boot/dts/renesas/r9a09g011.dtsi +++ b/arch/arm64/boot/dts/renesas/r9a09g011.dtsi @@ -81,7 +81,7 @@ sdhi0: mmc@85000000 { <&cpg CPG_MOD R9A09G011_SDI0_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A09G011_SDI0_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -97,7 +97,7 @@ sdhi1: mmc@85010000 { <&cpg CPG_MOD R9A09G011_SDI1_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A09G011_SDI1_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -113,7 +113,7 @@ emmc: mmc@85020000 { <&cpg CPG_MOD R9A09G011_EMM_ACLK>; clock-names = "core", "clkh", "cd", "aclk"; resets = <&cpg R9A09G011_EMM_IXRST>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -129,7 +129,7 @@ usb3drd: usb3drd@85070400 { <&cpg CPG_MOD R9A09G011_USB_PCLK>; clock-names = "axi", "reg"; resets = <&cpg R9A09G011_USB_DRD_RESET>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; ranges; #address-cells = <2>; #size-cells = <2>; @@ -144,7 +144,7 @@ usb3host: usb@85060000 { <&cpg CPG_MOD R9A09G011_USB_PCLK>; clock-names = "axi", "reg"; resets = <&cpg R9A09G011_USB_ARESETN_H>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -157,7 +157,7 @@ usb3peri: usb3peri@85070000 { <&cpg CPG_MOD R9A09G011_USB_PCLK>; clock-names = "axi", "reg"; resets = <&cpg R9A09G011_USB_ARESETN_P>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; }; @@ -207,7 +207,7 @@ avb: ethernet@a3300000 { <&cpg CPG_MOD R9A09G011_ETH0_GPTP_EXT>; clock-names = "axi", "chi", "gptp"; resets = <&cpg R9A09G011_ETH0_RST_HW_N>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -220,7 +220,7 @@ cpg: clock-controller@a3500000 { clock-names = "extal"; #clock-cells = <2>; #reset-cells = <1>; - #power-domain-cells = <0>; + #power-domain-cells = <1>; }; pwc: pwc@a3700000 { @@ -244,7 +244,7 @@ csi0: spi@a4020000 { <&cpg CPG_MOD R9A09G011_CPERI_GRPG_PCLK>; clock-names = "csiclk", "pclk"; resets = <&cpg R9A09G011_CSI_GPG_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -258,7 +258,7 @@ csi4: spi@a4020200 { <&cpg CPG_MOD R9A09G011_CPERI_GRPH_PCLK>; clock-names = "csiclk", "pclk"; resets = <&cpg R9A09G011_CSI_GPH_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; #address-cells = <1>; #size-cells = <0>; status = "disabled"; @@ -274,7 +274,7 @@ i2c0: i2c@a4030000 { interrupt-names = "tia", "tis"; clocks = <&cpg CPG_MOD R9A09G011_IIC_PCLK0>; resets = <&cpg R9A09G011_IIC_GPA_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -288,7 +288,7 @@ i2c2: i2c@a4030100 { interrupt-names = "tia", "tis"; clocks = <&cpg CPG_MOD R9A09G011_IIC_PCLK1>; resets = <&cpg R9A09G011_IIC_GPB_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -311,7 +311,7 @@ wdt0: watchdog@a4050000 { clock-names = "pclk", "oscclk"; interrupts = ; resets = <&cpg R9A09G011_WDT0_PRESETN>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; status = "disabled"; }; @@ -361,7 +361,7 @@ pinctrl: pinctrl@b6250000 { , ; clocks = <&cpg CPG_MOD R9A09G011_PFC_PCLK>; - power-domains = <&cpg>; + power-domains = <&cpg R9A09G011_PD_ALWAYS_ON>; resets = <&cpg R9A09G011_PFC_PRESETN>; }; };