From patchwork Sat Feb 17 13:00:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 13561361 Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C8DB27A728 for ; Sat, 17 Feb 2024 13:00:17 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708174819; cv=none; b=LzP/8Sf1GmJIZAR2ABtrvcPyYnht4lIyLCEexkC0rmC4E1uqCn8IWNh1RwaKiEgzgtdGEA4vJVOJ+EpfImkVj4Gq6h6ozYS07P5rDUirVomcz4aHvQWojCKsCe/PCLAOYKQSYib2ZFJdr6smo4DCQmIvCehMYHYekoHy3Sh88sc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1708174819; c=relaxed/simple; bh=I4t+NyC+xXswLrJ6H9tnVexduaTvPcO5BsOp3W3R+6E=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=REgtXjmCCJLiMYJujSw9IugBup2ZXjLirrMd3FLS08f8oSHl3eF4EkCa3xd7jo8Wn4d/QfVw3dUVHo8qd8PGiBSq7PgWlNzGZksNgLg9lf4EVH8nAIWM5jUPwuz2sA75wmMr/j+W3QD1ksCWWkL5HKYnuJqCOkH6oz5y+pH1SL0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=kZxgyw5z; arc=none smtp.client-ip=209.85.167.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="kZxgyw5z" Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-512a65cd2c7so353227e87.0 for ; Sat, 17 Feb 2024 05:00:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1708174816; x=1708779616; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:from:to:cc:subject:date:message-id:reply-to; bh=3ZsF5Cn+TEuUEZcXkl6xjZPNAK30CgZ7B3oXv0UIX7Q=; b=kZxgyw5zZ07X93HZhZ/pMvvQ8erC3nuNSRXNO42+40PyU7f4i02Ylt4BZwZpT91lUQ 1Sm7Ej17iNpATVfvFE88Ium3Pjw8oZqzsfblL+4WzDcwzcds81VkUKzLx8AEwD3goo01 hUypNd9ISvMBBF7Wr0c5qAU9yVaHle620jPUBVTyGuR1sm7XmbvfT3t5ymFqpKhmc6IS ak3kAMBIIZeteIoo5mWVPODBWciyutqUn5yy8byA58DRxxt7qHsTaghV6+Fl+oHwXbmn E2En1ObwsWhOdEhvRhEHD1O8sqIejRneCX4DXlDrhk3gErNFK6YOTA1bEhYB/PR8bOxu pPoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1708174816; x=1708779616; h=cc:to:message-id:content-transfer-encoding:mime-version:subject :date:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=3ZsF5Cn+TEuUEZcXkl6xjZPNAK30CgZ7B3oXv0UIX7Q=; b=jEZzFxc/qzK8w6qe55t14114ks99lIkwiAtSu/oWBzPXFkn3I+T9dPKoSuKhtzCIbR e5/NiPWMMRasDjhB3ZKb+o7tmf8Hx4c1QZnVrdL97AjnXnQh6jza7BSWLxyvyM5Sly42 jKfd5dBTB0Nl3kEwP5+ju6XBAfkE5XsgJH5u4LmDvatikQVH5ZweopmT22JAAls+EU12 RkZj4Lj25q5WD3c2EMMxWUJzaGRsfWI3vkOlLlo7gF09MmrPP766gV3fzx2xP+W7I6DR 467wjo73YyEq7fHuFZPdZbf3N8edVIWQztvAZk9fKVO3E6OuCgLquvtoNOsnnL50oVkf lYRw== X-Forwarded-Encrypted: i=1; AJvYcCWm8/IFy8dlwJO1eKPgoBkB/0KgP2jCW7i6XwD8AkPOttq2Cp7KUTiynKY0qIIkql8AvLR/BA7JJQFRLA5vcgimltjo7vXZ32uoTBNHkg== X-Gm-Message-State: AOJu0YyPiH4zvB+X0+gXn0trk4/VztnwNCRDHB3Z6BW4G+LomEr/IDRp wFFi3iLIsaRLTkKHfzqAhca3Mpu7eE9aOJ873+c9eU2krOt65gmFocjwtUQnOlA= X-Google-Smtp-Source: AGHT+IG37EhLEIyJMkUfK9Ia6jLZhpBV3S2Mby/k+T0USdu+atu0qv+dEOg0H1CwLyNgGBnxHGtscw== X-Received: by 2002:ac2:53b5:0:b0:511:a02b:8223 with SMTP id j21-20020ac253b5000000b00511a02b8223mr4881369lfh.58.1708174815887; Sat, 17 Feb 2024 05:00:15 -0800 (PST) Received: from [10.167.154.1] (078088045141.garwolin.vectranet.pl. [78.88.45.141]) by smtp.gmail.com with ESMTPSA id lj8-20020a170907188800b00a3dd52e758bsm959608ejc.100.2024.02.17.05.00.13 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 17 Feb 2024 05:00:15 -0800 (PST) From: Konrad Dybcio Date: Sat, 17 Feb 2024 14:00:07 +0100 Subject: [PATCH] arm64: dts: qcom: sc8280xp: Add missing LMH interrupts Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240217-topic-8280_lmh-v1-1-d72dd4fedfb8@linaro.org> X-B4-Tracking: v=1; b=H4sIANat0GUC/x2NQQqDMBAAvyJ7diEJUlO/IlJiumkW0iiJFUH8u 0uPMzDMCZUKU4WhOaHQzpWXLKDbBnx0+UPIb2EwynTK6B63ZWWP1lj1St+Imh5PRcGH3lmQaHa VcC4u+yhZ/qUkci0U+Phfxum6bu9rPW91AAAA To: Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Johan Hovold Cc: Marijn Suijten , Konrad Dybcio , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1708174813; l=1550; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=I4t+NyC+xXswLrJ6H9tnVexduaTvPcO5BsOp3W3R+6E=; b=9YCoAlhGNMlVbiCVW+pj/ZJgvAw86IYa6Cw1GZ33sZxrhjKOIDzeVKKaX7OZm0QCYrcJ9DlSy 3Au95oZyu2mDm5hmExnnPV2RfzET5f8Bf5HeZHl6DJBOkE5CQxkUsg5 X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Hook up the interrupts that signal the Limits Management Hardware has started some sort of throttling action. In testing, you may notice the A78C cluster throttle IRQ fire count stays at zero. After an hour of painful experiments on an X13s, I was able to get that cluster to heat up near 90 degC, after which the IRQ has indeed fired. So it stands to reason that the heat output difference between the A78C and X1C clusters is so massive that LMH rarely decides to throttle the "little" one based on its power metrics. Fixes: 152d1faf1e2f ("arm64: dts: qcom: add SC8280XP platform") Signed-off-by: Konrad Dybcio --- arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 5 +++++ 1 file changed, 5 insertions(+) --- base-commit: d37e1e4c52bc60578969f391fb81f947c3e83118 change-id: 20240217-topic-8280_lmh-1e690efcf7a8 Best regards, diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi index a5b194813079..daaf054efca3 100644 --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi @@ -4966,6 +4966,11 @@ cpufreq_hw: cpufreq@18591000 { <0 0x18592000 0 0x1000>; reg-names = "freq-domain0", "freq-domain1"; + interrupts = , + ; + interrupt-names = "dcvsh-irq-0", + "dcvsh-irq-1"; + clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>; clock-names = "xo", "alternate";